1

PM-1 3 1/2" x 4" PHOTOGRAPHIC MICROCOPY TARGET
NBS 1010a ANSI/ISO #2 EQUIVALENT

PRECISIONSM RESOLUTION TARGETS

National Library
of Canada

Acquisitions and
Bibliographic Services Branch

395 Wellington Street
Ottawa, Ontario
K1A 0N4

Bibliothèque nationale
du Canada

Direction des acquisitions et
des services bibliographiques

395, rue Wellington
Ottawa (Ontario)
K1A 0N4

NOTICE

The quality of this microform is heavily dependent upon the quality of the original thesis submitted for microfilming. Every effort has been made to ensure the highest quality of reproduction possible.

If pages are missing, contact the university which granted the degree.

Some pages may have indistinct print especially if the original pages were typed with a poor typewriter ribbon or if the university sent us an inferior photocopy.

Reproduction in full or in part of this microform is governed by the Canadian Copyright Act, R.S.C. 1970, c. C-30, and subsequent amendments.

AVIS

La qualité de cette microforme dépend grandement de la qualité de la thèse soumise au microfilmage. Nous avons tout fait pour assurer une qualité supérieure de reproduction.

S'il manque des pages, veuillez communiquer avec l'université qui a conféré le grade.

La qualité d'impression de certaines pages peut laisser à désirer, surtout si les pages originales ont été dactylographiées à l'aide d'un ruban usé ou si l'université nous a fait parvenir une photocopie de qualité inférieure.

La reproduction, même partielle, de cette microforme est soumise à la Loi canadienne sur le droit d'auteur, SRC 1970, c. C-30, et ses amendements subséquents.

**HIGH EFFICIENCY POWER AMPLIFIER
FOR A PERSONAL COMMUNICATOR**

Kimberley Anne MacDonald, B. Eng

**CARLETON UNIVERSITY
Ottawa, Canada**

May 1994

National Library
of Canada

Acquisitions and
Bibliographic Services Branch

395 Wellington Street
Ottawa, Ontario
K1A 0N4

Bibliothèque nationale
du Canada

Direction des acquisitions et
des services bibliographiques

395, rue Wellington
Ottawa (Ontario)
K1A 0N4

Your title - votre référence

On file - Notre référence

The author has granted an irrevocable non-exclusive licence allowing the National Library of Canada to reproduce, loan, distribute or sell copies of his/her thesis by any means and in any form or format, making this thesis available to interested persons.

L'auteur a accordé une licence irrévocable et non exclusive permettant à la Bibliothèque nationale du Canada de reproduire, prêter, distribuer ou vendre des copies de sa thèse de quelque manière et sous quelque forme que ce soit pour mettre des exemplaires de cette thèse à la disposition des personnes intéressées.

The author retains ownership of the copyright in his/her thesis. Neither the thesis nor substantial extracts from it may be printed or otherwise reproduced without his/her permission.

L'auteur conserve la propriété du droit d'auteur qui protège sa thèse. Ni la thèse ni des extraits substantiels de celle-ci ne doivent être imprimés ou autrement reproduits sans son autorisation.

ISBN 0-315-92931-6

Canada

Name Kimberley Anne MacDonald

Dissertation Abstracts International is arranged by broad, general subject categories. Please select the one subject which most nearly describes the content of your dissertation. Enter the corresponding four-digit code in the spaces provided.

Electronics Engineering

SUBJECT TERM

0544

SUBJECT CODE

U·M·I

Subject Categories

THE HUMANITIES AND SOCIAL SCIENCES

COMMUNICATIONS AND THE ARTS

Architecture 0729
Art History 0377
Cinema 0900
Dance 0378
Fine Arts 0357
Information Science 0723
Journalism 0391
Library Science 0399
Mass Communications 0708
Music 0413
Speech Communication 0459
Theater 0465

EDUCATION

General 0515
Administration 0514
Adult and Continuing 0516
Agricultural 0517
Art 0273
Bilingual and Multicultural 0282
Business 0688
Community College 0275
Curriculum and Instruction 0727
Early Childhood 0518
Elementary 0524
Finance 0277
Guidance and Counseling 0519
Health 0680
Higher 0745
History of 0520
Home Economics 0278
Industrial 0521
Language and Literature 0272
Mathematics 0280
Music 0522
Philosophy of 0998
Physical 0523

Psychology 0525
Reading 0535
Religious 0527
Sciences 0714
Secondary 0533
Social Sciences 0534
Sociology of 0340
Special 0529
Teacher Training 0530
Technology 0710
Tests and Measurements 0288
Vocational 0747

LANGUAGE, LITERATURE AND LINGUISTICS

Language 0679
General 0289
Ancient 0290
Linguistics 0290
Modern 0291
Literature 0401
General 0294
Classical 0295
Comparative 0297
Medieval 0298
Modern 0316
African 0551
American 0305
Asian 0352
Canadian (English) 0355
Canadian (French) 0593
English 0311
Germanic 0312
Latin American 0315
Middle Eastern 0313
Romance 0314
Slavic and East European 0314

PHILOSOPHY, RELIGION AND THEOLOGY

Philosophy 0422
Religion 0318
General 0321
Biblical Studies 0319
Clergy 0320
History of 0322
Philosophy of 0469
Theology 0323

SOCIAL SCIENCES

American Studies 0323
Anthropology 0324
Archaeology 0326
Cultural 0327
Physical 0310
Business Administration 0272
General 0770
Accounting 0454
Banking 0338
Management 0385
Marketing 0501
Canadian Studies 0503
Economics 0505
General 0508
Agricultural 0509
Commerce-Business 0510
Finance 0511
History 0358
Labor 0366
Theory 0351
Folklore 0358
Geography 0366
Gerontology 0351
History 0578
General 0578

Ancient 0579
Medieval 0581
Modern 0582
Black 0328
African 0331
Asia 0332
Australia and Oceania 0334
Canadian 0335
European 0336
Latin American 0333
Middle Eastern 0337
United States 0585
History of Science 0398
Law 0615
Political Science 0616
General 0617
International Law and Relations 0814
Public Administration 0452
Recreation 0626
Social Work 0627
Sociology 0938
General 0631
Criminology and Penology 0628
Demography 0629
Ethnic and Racial Studies 0630
Individual and Family Studies 0629
Industrial and Labor Relations 0630
Public and Social Welfare 0700
Social Structure and Development 0344
Theory and Methods 0709
Transportation 0999
Urban and Regional Planning 0453
Women's Studies 0453

THE SCIENCES AND ENGINEERING

BIOLOGICAL SCIENCES

Agriculture 0473
General 0285
Agronomy 0475
Animal Culture and Nutrition 0476
Animal Pathology 0559
Food Science and Technology 0478
Forestry and Wildlife 0479
Plant Culture 0480
Plant Pathology 0817
Plant Physiology 0777
Range Management 0746
Wood Technology 0746
Biology 0766
General 0287
Anatomy 0308
Biostatistics 0309
Botany 0379
Cell 0229
Ecology 0353
Entomology 0369
Genetics 0799
Limnology 0410
Microbiology 0307
Molecular 0317
Neuroscience 0416
Oceanography 0433
Physiology 0821
Radiation 0778
Veterinary Science 0472
Zoology 0766
Biophysics 0786
General 0760
Medical 0760

EARTH SCIENCES

Biogeochemistry 0425
Geochemistry 0996

Geodesy 0370
Geology 0372
Geophysics 0373
Hydrology 0388
Mineralogy 0411
Paleobotany 0345
Paleoecology 0415
Paleontology 0419
Paleozoology 0985
Palynology 0427
Physical Geography 0348
Physical Oceanography 0415

HEALTH AND ENVIRONMENTAL SCIENCES

Environmental Sciences 0768
Health Sciences 0566
General 0360
Audiology 0992
Chemotherapy 0567
Dentistry 0350
Education 0769
Hospital Management 0758
Human Development 0982
Immunology 0564
Medicine and Surgery 0347
Mental Health 0569
Nursing 0570
Nutrition 0380
Obstetrics and Gynecology 0354
Occupational Health and Therapy 0381
Ophthalmology 0571
Pathology 0419
Pharmacology 0572
Pharmacy 0382
Physical Therapy 0573
Public Health 0574
Radiology 0575
Recreation 0575

Speech Pathology 0460
Toxicology 0383
Home Economics 0386

PHYSICAL SCIENCES

Pure Sciences

Chemistry 0485
General 0749
Analytical 0486
Biochemistry 0487
Inorganic 0488
Nuclear 0738
Organic 0490
Pharmaceutical 0451
Physical 0494
Polymer 0495
Mathematics 0754
Physics 0405
General 0605
Acoustics 0986
Astronomy and Astrophysics 0606
Atmospheric Science 0608
Atomic 0748
Electronics and Electricity 0607
Elementary Particles and High Energy 0798
Fluid and Plasma 0759
Molecular 0609
Nuclear 0610
Optics 0752
Radiation 0756
Solid State 0611
Statistics 0463

Applied Sciences

Applied Mechanics 0346
Computer Science 0984

Engineering 0537
General 0538
Aerospace 0539
Agricultural 0540
Automotive 0541
Biomedical 0542
Chemical 0543
Civil 0544
Electronics and Electrical 0348
Heat and Thermodynamics 0545
Hydraulic 0546
Industrial 0547
Marine 0794
Materials Science 0548
Mechanical 0743
Metallurgy 0551
Mining 0552
Nuclear 0549
Packaging 0765
Petroleum 0554
Sanitary and Municipal System Science 0790
Geotechnology 0796
Operations Research 0795
Plastics Technology 0994
Textile Technology 0994

PSYCHOLOGY

General 0621
Behavioral 0384
Clinical 0622
Developmental 0623
Experimental 0624
Industrial 0625
Personality 0989
Physiological 0349
Psychobiology 0632
Psychometrics 0451
Social 0451

Carleton University
Ottawa, Canada K1S 5J7

50 1012-1002

Thesis contains black & white
illustrations which when microfilmed
may lose their significance. The
hardcopy of the thesis is available
upon request from Carleton
University Library.

**The undersigned hereby recommend to
the Faculty of Graduate Studies and Research
acceptance of the thesis,**

**HIGH EFFICIENCY POWER AMPLIFIER
FOR A PERSONAL COMMUNICATOR**

**submitted by
Kimberley Anne MacDonald, B.Eng.,**

**in partial fulfilment of the requirements
for the degree of Master of Engineering.**

Chair, Department of Electronics

Thesis Supervisor

Thesis Co-Supervisor

Carleton University

June 1994

Abstract

This thesis evaluates two Class E amplifier designs, one with a centre frequency of 20MHz and the other with a centre frequency of 1.5GHz. Theory on possible devices, as well as theory on amplifier types are provided to better understand decisions made and results obtained.

The design, fabrication and testing steps taken in obtaining both the 20MHz and the 1.5GHz amplifiers are explained. The results obtained are also presented and compared to the theoretically expected values.

Acknowledgements

To the man who inspired me and gave me the desire to become an engineer, I say thank you Dad.

For putting up with a 25 year old daughter who is still living at home and is always to busy to help out around the house, thanks Mom and Dad.

For their help and guidance, I would like to thank Dr J.S. Wight, Dr. M. Stubbs, K. Verver, Dr N. Sokal, Nagui, Luc, Carol, Brian, John and C. Sutherland.

For helping me keep my sanity, for giving me the strength to continue the work, and for making me laugh when I needed to most, I must thank Lorie Holmes, Robin Lewis and Justin Scott.

Table of Contents

1.	Introduction	1
1.1	Thesis Objective	3
1.2	Thesis Organization	4
2.	Microwave Amplifier Background	6
2.1	Possible Devices	6
2.1.1	Bipolar Junction Transistors (BJT)	7
2.1.2	Metal-Semiconductor Field Effect Transistors (MESFET)	9
2.1.3	Heterostructure Bipolar Transistors (HBT)	11
2.1.4	High-Electron Mobility Transistor (HEMT)	13
2.1.5	Pseudomorphic High-Electron Mobility Transistor (PHEMT)	15
2.1.6	Device Comparison	16
2.2	Amplifier Types	17
2.2.1	Current-source Amplifiers	17
2.2.1.1	Class A Amplifiers	17
2.2.1.2	Class B Amplifiers	22
2.2.1.3	Class C Amplifiers	28
2.2.1.4	Class F Amplifiers	34
2.2.2	Switching Amplifiers	37
2.2.2.1	Class D Amplifiers	39
2.2.2.2	Class E Amplifiers	43

2.2.2.3	Class S Amplifiers	53
2.2.3	Amplifier Type Comparison	56
2.3	Microwave Integrated Circuit Technologies	58
2.3.1	Monolithic Microwave Integrated Circuit Technology (MMIC)	58
2.3.2	Miniature Hybrid Microwave Integrated Circuit Technology (MHMIC)	59
2.3.3	Hybrid Microwave Integrated Circuit Technology (HMIC)	60
2.4	High Efficiency Power Amplifier Program (HEPA-II Plus)	60
2.5	Theoretical Conclusion	63
3	Amplifier Design	64
3.1	Device Modelling And Evaluation	64
3.1.1	20MHz Amplifier Device	64
3.1.2	1.5GHz Amplifier Device	71
3.2	Amplifier Design And Optimization	78
3.2.1	Test Amplifier Design at 20MHz	79
3.2.2	Final Amplifier Design at 1.5GHz	82
3.3	Layout and Fabrication	83
3.3.1	20MHz Amplifier Layout and Fabrication	84
3.3.2	1.5GHz Amplifier Layout and Fabrication	86
4.	Testing, Results, Problems and Possible Solutions	89

4.1	Testing and Results	89
4.1.1	20MHz Amplifier Performance	89
4.1.2	1.5GHz Amplifier Performance	94
4.2	Problems and Possible Solutions	97
4.2.1	Problems With The 20MHz Design and Possible Solutions	98
4.2.2	Problems With The 1.5GHz Design and Possible Solutions	99
5.	Conclusion	102
6.	References	105

List of Tables

Table 2.2	Transistor Device Characteristics	16
Table 2.3	Amplifier Type Characteristics	57
Table 3.1	Transistor Evaluation Efficiencies	71

List of Appendices

Appendix A	Power Measurements	109
Appendix B	NE02135 Touchstone Model Files	111
Appendix C	FLC151XP Touchstone Model Files	118
Appendix D	HEPA 70MHz Amplifier Design	121
Appendix E	HEPA 1.5GHz Amplifier Design	124

List of Symbols

B	- susceptance of Class E shunt capacitance at the frequency of operation
C_1	- shunt capacitance in Class E amplifier
C_2	- capacitance in series-tuned circuit in Class E amplifier
C_3	- capacitance in parallel-tuned circuit in Class E amplifier
C_b	- DC blocking capacitor
C_o	- capacitance of the device in cutoff or below threshold
E	- energy released
f_{lower}	- lower frequency in frequency band
f_t	- product of bandwidth and gain
f_{upper}	- upper frequency in frequency band
I	- current
$I_C, i_C, i_s(\theta)$	- collector current
I_{cm}	- collector current amplitude
$i_{CT}(\theta)$	- centre-tap current of transformer
$I_d, i_D(\theta)$	- drain current
I_{DC}	- DC current
I_{DD}	- FET power supply current
I_{DQ}	- drain bias current
i_o	- output current
L_1	- RF choke in Class E amplifier
L_2	- inductance in series-tuned circuit in Class E amplifier

L_3	- inductance in parallel-tuned circuit in Class E amplifier
L_q	- parasitic inductance in all devices, including the wire bonding inductance
m	- half the number of primary turns
n	- number of secondary turns
P_C	- power at collector
P_{DC}	- DC power
P_{gen}	- power output by generator
P_{in}	- input power
P_{max}	- maximum power
P_o	- output power
Q	- quality factor
Q_1	- transistor
R	- resistance
R_3	- load resistance of Class E amplifier
R_{Co}	- resistance of the device in cutoff or below threshold
R_L	- load resistance
R_{on}	- ON resistance of the active device
S_{21}	- S-parameter
V_B	- base voltage
V_{be}	- base-emitter voltage
$v_C(\theta)$	- voltage at the collector
V_{CB}	- collector-base voltage

V_{CC}	- bipolar transistor power supply voltage
V_{ce}, V_{CE}	- collector-emitter voltage
$V_{ce(sat)}$	- collector-emitter saturation voltage
V_{cm3}	- collector voltage amplitude of the third harmonic
V_{DD}	- power supply voltage for FET
V_{dg}	- drain-gate voltage
V_{ds}	- drain-source voltage
V_{dm}	- voltage amplitude at the drain of the device.
V_{eff}	- replaces V_{DD} when V_{sat} exists
V_{gs}	- gate-source voltage
V_o	- saturation offset voltage of the transistor
v_o	- output voltage
V_{om}	- output voltage amplitude
V_p	- pinch-off voltage
V_{sat}	- saturation voltage
V_t	- threshold voltage
X_L	- load reactance in Class E amplifier
y	- conduction angle - time in radians during which the switch is off
η	- efficiency
η_{max}	- maximum efficiency
$\dot{\varphi}$	- output current's phase
ϵ_R	- relative dielectric constant

List of Figures

Figure 2.1	BJT Current-Voltage Characteristics	
	a) Collector Current vs Base-Emitter Voltage	
	b) Collector Current vs Collector-Emitter Voltage	8
Figure 2.2	Doping of the Bipolar Microwave Transistor	8
Figure 2.3	BJT in Common Emitter Configuration	8
Figure 2.4	Cross Section of a MESFET	10
Figure 2.5	MESFET Current-Voltage Characteristics	10
Figure 2.6	Cross Section of an HBT	12
Figure 2.7	Cross Section of a HEMT	14
Figure 2.8	Class A Amplifier Configuration	19
Figure 2.9	Class A Output Waveform	19
Figure 2.10	Class B Amplifier Configuration	23
Figure 2.11	Class B Collector Current Waveforms	23
Figure 2.12	Example of Conduction Angles Between 180° and 360°	27
Figure 2.13	Current-Source Class C Amplifier Configuration	30
Figure 2.14	Class C Mixed-mode Amplifier Configuration	30
Figure 2.15	Class F Amplifier Configuration	35
Figure 2.16	Class F Transmission Line Amplifier Configuration	35
Figure 2.17	Class D Amplifier Configuration	40
Figure 2.18	Class E Amplifier Configuration	44
Figure 2.19	Class E Desired Waveforms	44
Figure 2.20	Realistic Class E Waveforms	49

Figure 2.21	Effects of Variations in Component Values on Collector Output	
	Waveform	49
Figure 2.22	Class S Amplifier Configuration	54
Figure 2.23	Class S Voltage Waveforms	54
Figure 2.24	HEPA Circuit Topology	61
Figure 2.25	HEPA Device Model	61
Figure 3.1	Collector Current vs Base Voltage for the NE02135	67
Figure 3.2	Determination of Pinchoff Bias Point	67
Figure 3.3	Determination of Saturation Bias Point	68
Figure 3.4	NE02134 Model	68
Figure 3.5	FLC151XP Device	72
Figure 3.6	FLC151XP in Jig	72
Figure 3.7	Determination of FLC151XP Pinchoff Bias Point	74
Figure 3.8	FLC151XP Current-Voltage Characteristics	74
Figure 3.9	Determination of Saturation Bias Point	75
Figure 3.10	Determination of FLC151XP HEPA Model R_{on}	75
Figure 3.11	Class E Amplifier Configuration Using R_3 as a Load	80
Figure 3.12	dw2000 Layout for 20MHz Amplifier	85
Figure 3.13	ICED Layout for 1.5GHz Amplifier	85
Figure 4.1	Diode Clipper	90
Figure 4.2	Limiting Amplifier Setup used to Feed First 20MHz Amplifier . . .	90
Figure 4.3	Limiting Amplifier Driver Output	91
Figure 4.4	Driver for Second Amplifier	91

Figure 4.5	Output Signal for Driver	93
Figure 4.6	Collector and Load Voltage Waveforms for 20MHz Amplifier	93
Figure 4.7	Power Measurement Setup	95
Figure 4.8	Time Domain Measurement Setup	95
Figure 4.9	1.5GHz Amplifier Waveforms	96
Figure 4.10	FLC151XP Off Model	100

Chapter 1

1. Introduction

In our information society, cellular phones have become almost a necessity in order to succeed. People must be reachable whether they are in their office, in their car, cycling through Europe, or hiking through the Rockies. The question is how can that be achieved? The answer is the satellite. Centuries and even decades ago, the word satellite would conjure up images of the moon or the planets. Today, due to the wide spread and very visible use of satellites, the word satellite conjures up images of a large piece of machinery that floats around our planet and allows us to communicate anywhere in the world.

Canada's Telesat Mobile Inc. and the United States' American *Mobile Satellite Corporation* (AMSC) have banded together to produce a *Mobile SATellite* system, dubbed MSAT, that will be used for mobile telephone, radio and data communication. MSAT will not only cover land based communications, but marine and aeronautical communications will also be handled by the system. The companies involved in the project, such as Spar Aerospace Ltd., Hughes Aircraft Company and the David Florida Laboratories, also hope to provide safety and distress services, position locating and wide area paging. While the field lines transmitted by MSAT are Ku-band, the eight mobile link spot beams (four for the forward repeater and four for the return repeater) covering North America and its surrounding waters, Hawaii, the Caribbean and Mexico

are L-band signals. The ultimate goal is to provide mobile services to the 85% of North America that is inaccessible via line-of-sight transmission. This goal is expected to be reached in the late 1990's.

MSAT and other similar satellite systems render it possible to realize an idea that first appeared in comics years ago, using a transmitter and receiver the size of a watch to converse with anyone no matter where in the world that other party is located. The installation of a small Global Positioning Satellite transmitter in the communication watch could also allow for location wherever individuals might find themselves.

In order to achieve the goal of these "communication watches", smaller and more efficient transmitters and receivers must be created. Advances in *Monolithic Microwave Integrated Circuit* (MMIC) design and fabrication will help to minimize the size of the circuitry by placing all the devices and elements directly in and on the substrate. Decreasing the number of elements in the circuit layout also reduces the size of the overall circuit. An increase in efficiency of an amplifier would also diminish the battery requirement of the circuit. One possible method of decreasing circuitry area and increasing efficiency of a mobile earth terminal is the use of a Class E amplifier. This amplifier is known for its high efficiency and has a layout the same as a Class C amplifier which requires very few elements. The need for only one active element and the elimination of the Class D amplifier requirement of transformers, make this amplifier very tempting. Engineers at Design Automation Inc. have been able to produce a Class E amplifier at 27MHz that outputs 24W with a drain efficiency of 89-92% [33], while other researchers have reported an L-band Class E amplifier designed using stubs to

create the load network[31]. This hybrid microwave integrated circuit produces 0.5W output power at 1GHz with a drain efficiency of 72%. While the 27MHz amplifier was designed using the Class E amplifier design software, HEPA-II Plus, the 1GHz amplifier was designed without the use of Design Automation Inc's software.

1.1 Thesis Objectives

The goal of this thesis is to build an efficient Class E power amplifier, using the Class E design software, HEPA-II Plus, that functions at the L-band centre frequency of 1.5GHz which has been designated for mobile satellite communications. Until the development of the software, Class E amplifier design was considered "black art" meaning that the designer sat down at the lab bench and played with element values until Class E operation was obtained. HEPA solves the many interrelated equations for low frequency amplifiers. The purpose of this thesis is to verify HEPA designed amplifiers at higher frequencies.

Because the design aspects of a Class E amplifier are somewhat of a "black art", an amplifier with a centre frequency of 20MHz is also to be designed as a learning process. Further, a 10.5MHz demonstration amplifier, designed using HEPA, borrowed from Design Automation Inc., is to be studied in order to become more familiar with the effects of component, frequency and duty cycle variations on the efficiency and output waveforms of the Class E amplifier. Knowledge obtained from the design of the 20MHz Class E amplifiers and the investigation of the 10.5MHz amplifier are to be applied to the design of the 1.5GHz amplifier.

1.2 Thesis Organization

The second chapter of this thesis will describe the theory and related technology issues required to understand, design and test the Class E amplifier as well as to compare it to other amplifiers in order to determine the usefulness of the Class E amplifier. Transistors that are possibilities for use as the active device in the Class E amplifiers will be described and their attributes pointed out. The different types of amplifiers, including the Class E amplifier, are described such that the Class E amplifier may be compared with other classes, and the amplifier test results may be put into perspective. The various types of circuit manufacturing methods available are also described such that decisions in the layout and fabrication of the individual amplifiers may be more clearly made. The last portion of this chapter contains a short description of the amplifier design software used, HEPA-II Plus.

The third chapter takes the theory laid out in chapter two and utilizes it in the design and fabrication of the amplifiers. The first part of this section describes the device choices, why they were selected and the method in which the devices were modelled for use in HEPA-II Plus. The following portion describes the steps taken in the design and optimization of the amplifiers using the program HEPA-II Plus. The final part of this section describes the layout and fabrication of the amplifiers.

The fourth chapter shows the test results of the amplifiers. Problems encountered and possible solutions are documented in the second portion of this section.

The final chapter concludes the thesis and describes future work that may be done to increase the efficiency of the 1.5GHz Class E amplifier, or to improve the

design method used herein.

Chapter 2

2. Microwave Amplifier Background

Designing any amplifier is not a simple task. Knowledge in several different disciplines is required in order to make valid design decisions. The following sections will discuss the theory associated with devices that can be used in the design of an amplifier, the theory of several different types of amplifiers and the theory behind the design and fabrication of several types of microwave integrated circuits. All of this information is required in order to determine the right type of device and layout for the final Class E amplifier, as well as to explain the advantages and uses of the Class E amplifier compared to other types of amplifiers.

2.1 Possible Devices

A multitude of microwave devices are available on the market. Each device has carved out its own niche in the microwave world based on the device's specific characteristics. The device used in high efficiency power amplifiers requires a high efficiency and high power output. Design of Class E amplifiers is based solely on the assumption that the active device used as a switch is a transistor of some type. Consequently, the devices investigated in the following section are the *Bipolar Junction* microwave *Transistor* (BJT), the *MEtal-Semiconductor Field Effect Transistor* (MESFET), *Heterostructure Bipolar Transistor* (HBT) and the *High-Electron Mobility*

Transistor (HEMT). The important device information for Class E amplifiers is the cutoff and maximum oscillation frequencies and the power added efficiency of the devices. Power added efficiency is defined as the AC power output minus the AC power input all divided by the DC power input.

2.1.1 Bipolar Junction Transistors (BJT)

The microwave bipolar transistor has the same basic current-voltage characteristics and layout as the low frequency bipolar junction transistor (see Figure 2.1, and 2.2). Because of the increase in frequency of use, however, heat sinking, packaging and process control become more important in the microwave version of the device.

The base portion of most microwave bipolar transistors is a thin p-type semiconductor and the collector and emitter are n-type semiconductors (see Figure 2.2). The p-n-p transistor is also available but is used far less often in microwave applications because electrons propagate faster than holes allowing for an n-p-n device that functions at higher frequencies. The most common set-up for the bipolar transistor is the common emitter configuration (see Figure 2.3) because the negative feedback of the device is reduced.

When the emitter-base junction is forward biased, electrons are injected into the base. Since the base's majority carriers are holes, the electrons are diffused through the base to the collector. The field at the collector-base junction influences the electron current through the device.

Figure 2.1

BJT VOLTAGE-CURRENT CHARACTERISTICS

(a) COLLECTOR CURRENT vs BASE-EMITTER VOLTAGE

(a) COLLECTOR CURRENT vs COLLECTOR-EMITTER VOLTAGE

Figure 2.2

DOPING OF THE BIPOLAR
MICROWAVE TRANSISTOR

Figure 2.3

BJT IN COMMON
EMITTER CONFIGURATION

The silicon bipolar transistors with emitters of approximately $0.35\mu\text{m}$ wide have cutoff and maximum oscillation frequencies in the 20GHz to 40GHz range [6]. If the bandwidth of the amplifier is greater than 10GHz and the device cutoff frequency is at the lower end of the device frequency range, part of the signal might be lost. This frequency range problem does not affect either the 20MHz or 1.5GHz amplifiers that are to be designed.

The device's power consumption and dissipation are both in the high range. The high dissipation of the device produces a low efficiency and a lot of heat radiation. The amplifier may require heat sinks as a result of the high power dissipation. The bipolar transistor has a power added efficiency (η_{pa}) of 20% to 40%.

2.1.2 Metal-Semiconductor Field Effect Transistors (MESFET)

Three separate doping regions exist in the *ME*tal-*S*emiconductor *F*ield *E*ffect *T*ransistor (MESFET), the source, drain and gate, each with their own metal contact (see Figure 2.4). The MESFET uses a semiconductor material, usually GaAs, as a substrate into which the source and drain are implanted. The metal gate and the semiconductor are in direct contact in order to create a Schottky barrier.

Two types of MESFETs exist, depletion and enhancement. The difference between the two types is the required polarities of the gate-source voltage V_{gs} , and the threshold voltage, V_t (see Figure 2.5). The depletion MESFET requires negative voltages whereas the enhancement MESFET requires positive voltages.

Figure 2.4
CROSS SECTION OF A MESFET

Figure 2.5
MESFET CURRENT-VOLTAGE
CHARACTERISTICS

The current in the MESFET is entirely in the channel that appears below the gate as a result of gate bias. Movement through the device from source to drain depends upon the voltage at the gate. The gate voltage narrows or widens the channel below the gate contact and thereby changes the amount of electrons that can move through the channel from the source to the drain for a given drain bias. The speed of the MESFET is determined by the lateral transit time of the device which is dependent upon the quality of the gate as formed by lithography. Since the electrons move between the surface and the active channel-substrate interfaces, a greater trapping effect occurs than in the *Heterostructure Bipolar Transistor (HBT)* see section 2.1.3. The resulting current-voltage characteristics are shown in Figure 2.5. The pinch-off voltage of the MESFET, V_p , the drain-gate voltage, V_{dg} , at which the device switches from the triode region to the pinch-off region of the current-voltage characteristics, is dependent upon the active channel's doping and thickness.

The MESFET has maximum oscillation and cutoff frequencies in the range of 50GHz to 200GHz[6]. The overall power consumption and dissipation of the MESFET is considered to be medium and as such, the power added efficiency of the device is 59%. The MESFET is a valid option for both the 20MHz and the 1.5GHz amplifier designs.

2.1.3 Heterostructure Bipolar Transistors (HBT)

The *Heterostructure Bipolar Transistor (HBT)* is usually an N-p-n transistor (see Figure 2.6). Here the N indicates a wider band gap than the other two

Figure 2.6
CROSS SECTION OF AN HBT

sections. Since the emitter has a wider band gap, the base doping can be increased and the emitter doping decreased, resulting in lower base resistance, lower base-emitter junction capacitance and faster electron transit time than the silicon bipolar transistor. The vertical electron transit through the HBT is responsible for the speed of the device. The transit time, and speed, of the device are therefore determined by epitaxial growth instead of lithography as in the MESFET. As a result, the turn-on voltage of the HBT (V_{be}) is dependent upon the intrinsic material energy gap.

The active junctions in the HBT are isolated from any of the surfaces and substrate interfaces. This isolation decreases the amount of trapping in the circuit and also lowers the effect of $1/f$ noise. The vertical structure of the HBT allows the emitter of the device to contribute to the current in the device resulting in higher current handling capability.

For an HBT with a 1 to $3\mu\text{m}$ wide emitter, the cutoff and maximum oscillation frequencies are in the 50 to 200GHz range[6]. Total power consumption and dissipation of the HBT is actually on the high side. The InGaAs/InP HBT has a power added efficiency of 43% at 18GHz[8].

The HBT has a usable frequency range, an acceptable power added efficiency and good gains. The device noise figure and power requirements are a little on the high side, however the HBT is still a valid device option for the desired amplifier.

2.1.4 High-Electron Mobility Transistor (HEMT)

The *High-Electron Mobility Transistor* (HEMT) has several alternative names [10]:

Figure 2.7
CROSS SECTION OF A HEMT

MODFET (*MO*dulation *Doped FET*), TEGFET (*Two-dimensional-Electron-Gas FET*) and SDHT (*Selectively Doped Heterostructure Transistor*). Each of these names describes how the device works. The transfer of electrons from the n+ AlGaAs layer to the p-GaAs layer (see Figure 2.7) results in extra high electron mobility, giving rise to the name HEMT. The HEMT uses several different layers of differently doped material in order to modulate charge carrier mobilities and velocities, hence the names MODFET and SDHT. SDHT also indicates that at least one of the layers has a wider band gap than the remaining layers. The transmission through the device is achieved by the movement of a two-dimensional electron gas resulting in the name TEGFET. In this thesis, the device will be referred to as the HEMT.

The speed of the HEMT is determined in the same way as the MESFET. The lateral transit time determined by the lithography created gate is the main limiting factor.

The HEMT has maximum oscillation and cutoff frequencies in the range of 50 to 200GHz. The power of the HEMT is considered to be medium for both dissipation and consumption resulting in a power added efficiency of approximately 42%[6]. The HEMT has suitable frequency range, and efficiency for the Class E amplifier to be designed.

2.1.5 Pseudomorphic High-Electron Mobility Transistor (PHEMT)

The *Pseudomorphic HEMT* (PHEMT) has a thin layer of undoped InGaAs between the undoped AlGaAs and the GaAs buffer that the HEMT does not have. The

maximum frequency of the PHEMT is 94GHz. The *High Breakdown PHEMT* (HB-PHEMT) [15] designed by Raytheon can achieve a power added efficiency of 51% at 18GHz. Both the HEMT and the PHEMT are good devices for use in the amplifier.

2.1.6 Device Comparison

In order to determine the best device, the individual devices must be compared based on their strengths and weaknesses and the requirements of a device for a Class E amplifier. Table 2.2 summarizes all of the important specifications of the individual devices. The actual device decisions will be discussed in the device and modelling portions of the chapter on amplifier design. However, since efficiency is the most important factor in the design of the Class E amplifiers, the MESFET is by far the best choice for the active device in a Class E amplifier.

Table 2.2 Transistor Device Characteristics

Device	Cutoff Frequency	Max Oscillation Frequency	Approximate Power Added Efficiency
	GHz	GHz	%
BJT	20 - 40	20 - 40	20 - 40
MESFET	50 - 200	50 - 200	59
HBT	50 - 200	50 - 200	43
HEMT	50 - 200	50 - 200	42
PHEMT	94	N/A	51

2.2 Amplifier Types

Any circuit that increases the amount of power, voltage or current available can find many uses. Amplifiers, from the simple Class A type to the more complicated Class S, have their own specific advantages, disadvantages and uses. Two different categories of amplifiers exist. The current source amplifiers use their active devices as current sources. The second amplifier category contains those amplifiers that use their active devices as switches. These two different categories and the types of amplifiers contained in the individual categories will be described in the following sections in such a way that the layout and the efficiency of the amplifiers may be compared.

2.2.1 Current-source Amplifiers

The Class A amplifier, along with the Class B, C, and F amplifiers, can be categorized as a current-source amplifier. The active device in all four amplifier types are used as current-sources. The devices are not driven into the saturation (for a BJT) or the triode region (for the FETs) of the current-voltage characteristics.

2.2.1.1 Class A Amplifiers

A Class A amplifier is the simplest of all amplifiers to understand. The Class A amplifier produces a full sinusoid waveform as output at the transistor's collector (drain). The Class A amplifier produces an output waveform that is just the magnification of the input waveform. Since the input waveform shape is not altered, the Class A

amplifier can be used to amplify both amplitude and phase modulated signals (AM and PM). The linearity of the amplifier lends to the employment of Class A amplifiers in Single SideBand (SSB) and multimode transmitters. While the amplifier does have an appreciable power gain, Class A amplifiers also have a low efficiency. This low efficiency means that Class A amplifiers are used primarily only as low-level drivers.

A basic layout for a Class A amplifier, as presented in [20], is shown in Figure 2.8. The Class A amplifier has the highest conduction angle of all of the amplifiers, approximately 360°. The conduction angle of a signal is the portion of a signal period where the transistor is actually conducting. If the signal conduction takes place over the full period, the conduction angle is 360°. If conduction only happens over 50% of the period, the conduction angle is 180°. Class A's high conduction angle value of 360° is obtained by biasing the amplifier with a DC current at least equal to, if not greater than, the amplitude of the collector output current. The choice of DC value shifts the collector quiescent output, thereby shifting the waveform up such that the lowest possible current value is 0 Amperes (see Figure 2.9):

$$i_c(\theta) = I_{DC} - I_{cm}\sin\theta \quad \text{Equ 2.1}$$

The DC blocking capacitor located between the collector and the load resistance (see Figure 2.8) removes the DC portion of the signal such that the current through the load is the desired current:

$$i_o(\theta) = I_{cm}\sin\theta \quad \text{Equ 2.2}$$

The voltage across the load is determined rather simply using Ohm's law:

Figure 2.8
CLASS A AMPLIFIER CONFIGURATION

Figure 2.9
CLASS A COLLECTOR OUTPUT WAVEFORM

$$V = IR \quad \text{Equ 2.3}$$

The voltage across the load is therefore:

$$\begin{aligned} v_o(\theta) &= Ri_o(\theta) \\ &= RI_{cm}\sin\theta \\ &= V_{om}\sin\theta \end{aligned} \quad \text{Equ 2.4}$$

In a Class A amplifier, the device is used entirely as a current source. In order for the transistor to remain in the current source mode used by the Class A amplifier, the voltage at the collector, $v_c(\theta)$ or $v_{ce}(\theta)$ when the emitter is grounded, must remain positive. Theoretically, by keeping the amplitude of the collector voltage below the square of the DC bias voltage ($V_{om} < V_{cc}^2$), the transistor should function as a current source. In practice, transistors saturate long before the voltage amplitude V_{om} is even close to V_{cc}^2 . This practical saturation of the transistor happens shortly after V_{om} passes V_{cc} [20]. The result of the limitations of real transistors is the required reduction of the maximum V_{om} such that the collector voltage is slightly smaller than the DC bias voltage:

$$V_{om} < V_{cc} \quad \text{Equ 2.5}$$

The theoretical efficiency of 50% for a Class A amplifier can be easily proven with some simple mathematical manipulation. Following the procedure presented in [20], the DC power input in to the circuit is:

$$P_{in} = V_{cc}I_{DC} \quad \text{Equ 2.6}$$

The current waveform, like that of the voltage, must be offset such that the lowest value of the current does not drop below 0Volts. The DC current must therefore be atleast

equal to the amplitude of the output current waveform, if not greater than this value:

$$\begin{aligned} I_{DC} &\geq I_{om} \\ &\geq V_{om}/R \\ &\geq V_{CC}/R \end{aligned} \quad \text{Equ 2.7}$$

which when substituted into Equation 2.6, results in an input power of:

$$P_{in} = V_{CC}^2/R \quad \text{Equ 2.8}$$

The power output by the circuit is:

$$P_o = V_{om}^2/2R \quad \text{Equ 2.9}$$

which, given the current source requirement of Equation 2.5, becomes:

$$P_o = V_{CC}^2/2R \quad \text{Equ 2.10}$$

The efficiency of an amplifier is defined as:

$$\eta = P_o/P_{in} \quad \text{Equ 2.11}$$

Given Equations 2.8 through to 2.11, the overall efficiency of the amplifier, theoretically, is:

$$\begin{aligned} \eta &= V_{CC}^2/2V_{CC}^2 \\ &= 0.5 \end{aligned} \quad \text{Equ 2.12}$$

which when converted to percentages is 50%.

The devices used in this calculation were assumed ideal. Real elements contain resistance whether they are resistors, capacitors, inductors or transistors. As a result, the practically measured efficiency of a Class A amplifier is much smaller, typically 36%.

If the devices were ideal, the input and output matching networks would be identical. Real devices, however, are not ideal. As a result, non-continuous flow in the transistor collector can result in harmonics. These harmonics must be taken into

account when the circuit is designed. The effect of the circuit on the harmonics should be known. The resonant circuit created by the inductor in parallel with the capacitor is not really necessary in the circuit. However by adding this parallel-tuned circuit, the harmonics produced in the output signal by any non-linearity in the current-source transistor can be removed. The filter bypasses the harmonics to ground while appearing as an infinite impedance at the desired output frequency so the output signal resembles a sinusoid at the desired frequency.

2.2.1.2 Class B Amplifiers

Like the Class A amplifier, the Class B amplifier magnifies the waveform input into the base (gate) of the active device. The large gain and the fact that the envelope of the input signal is not altered lends the Class B amplifier to the same uses as the Class A amplifier, multimode or SSB applications. The major difference between the Class A and Class B amplifiers is that the Class B amplifier outputs only half a sinusoid at the collectors of the two transistors in the circuit (see Figures 2.10, 2.11[20]). Hence, the conduction angle of this amplifier is 180° .

Class B amplifiers have a higher efficiency than Class A amplifiers by using the two transistor layout evaluated in [20] and shown in Figure 2.10. The input signal is split into two equal half sinewave signals 180° out of phase. These waveforms are then amplified by the active devices and reassembled by the transformers. Theoretically, one transistor is in the active region while the other one is in cutoff. As a result, each device functions as a current source for half a cycle. The higher efficiency

Figure 2.10
CLASS B AMPLIFIER CONFIGURATION

Figure 2.11
CLASS B COLLECTOR
CURRENT WAVEFORMS

characteristic of the Class B amplifier is achieved because the collector voltages of the transistors are at their highest point when the current through the collector is zero.

Certain assumptions are made in analyzing Class B amplifiers. The transistor is assumed to be linear and all of the other elements are assumed to be ideal, much the same as in the Class A calculations. The current input to each of the transistors is a half-sinewave with an amplitude of I_{cm} , each 180° out of phase with the other (Figure 2.11). In order to reach the load, the signal must travel through the output transformer. With each half-cycle, only half of the primary, m turns, is active but in each case, the m turns used are on opposite ends of the transformer and therefore the two signals add together to form a full sinewave. If the secondary has n turns, the current through the load is:

$$i_o(\theta) = (m/n) I_{cm} \sin(\theta) \quad \text{Equ 2.13}$$

The voltage through the load can once again be determined using Ohms law:

$$\begin{aligned} v_o(\theta) &= R_L i_o(\theta) \\ &= R_L I_{cm} (m/n) \sin(\theta) \\ &= V_{cm} (m/n) \sin(\theta) \\ &= V_{om} \sin(\theta) \end{aligned} \quad \text{Equ 2.14}$$

Efficiency is the most important factor in comparing the Class E amplifier with the other amplifier types. To determine efficiency, first the output power of the amplifier is found:

$$P_o = V_{cm}^2 / 2R \quad \text{Equ 2.15}$$

When one end of the primary is open, the other half of the transformer sees the load resistance:

$$R = (m^2/n^2) R_L \quad \text{Equ 2.16}$$

Since the collector voltage must remain positive to retain the current source status, the combination of Equations 2.5, and 2.15 produces an output power of:

$$P_o < V_{CC}^2/R_L \quad \text{Equ 2.17}$$

In order to obtain the DC power input into the circuit, the DC current must be determined. Since the current at the centre-tap of the transformer is the combination of the two half-sinusoids produced by the transistors and the DC current, the DC current can be obtained by integrating the centre-tap signal over the period of the sinusoid and dividing by the period:

$$\begin{aligned} I_{DC} &= (2\pi)^{-1} \int_0^{2\pi} i_{CT}(\theta) d\theta \\ I_{DC} &= 2I_{cm}/\pi \\ &= 2V_{cm}/\pi R \end{aligned} \quad \text{Equ 2.18}$$

The input power of the amplifier is then:

$$P_{in} = 2V_{cm}V_{CC}/\pi R \quad \text{Equ 2.19}$$

The efficiency of the Class B amplifier, given Equations 2.11, 2.18, 2.19, becomes:

$$\eta = \pi V_{cm}/4V_{CC} \quad \text{Equ 2.20}$$

using Equation 2.5:

$$\begin{aligned} \eta &\leq \pi/4 \\ &= 0.785 \end{aligned} \quad \text{Equ 2.21}$$

The maximum theoretical efficiency of a Class B amplifier is therefore 78.5%. Using a single-ended Class B amplifier (Class A amplifier driven with a conduction angle of 180°), B.D. Geller and P.E. Goettle have produced a Class B amplifier with an overall

efficiency of 65.4% in the 3.7-4.2GHz frequency range [24].

The Class AB amplifier is any amplifier whose conduction angle is between those of Class A and Class B amplifiers. The conduction angle of these amplifiers, therefore, can be anywhere between 180° and 360° (Figure 2.12 is an example). The rest of the amplifier's specifications, such as efficiency and power requirements, are also between those of the Class A and Class B amplifiers.

Another variation on the Class B amplifier has been called the Class G amplifier. This amplifier configuration uses two Class B complementary amplifiers driven at two different DC voltages - usually one at V_{CC} and the other at $0.5V_{CC}$. The Class B amplifier running off the lower voltage supply operates with the two transistors in current-source mode at low voltage levels. Once the voltage swing of the input exceeds the DC voltage of the lower source, the Class B amplifier using the lower value voltage supply switches into cutoff and the other Class B amplifier takes over the current-source operation. Since only one of the two pairs is on for the lower level inputs, the efficiency for that part of the operation is twice what it would have been had all four transistors in the Class G amplifier been functioning. The overall efficiency of the Class G amplifier is 84.2% but the circuit requires four transistors which increases the size of the overall circuit to twice that of a Class B amplifier.

The Class B amplifier layout is capable of achieving a theoretical efficiency of 100% if it is used in a Class H amplifier configuration[20]. This method of amplifying actually requires another high efficiency switching amplifier connected to the collector of the active device. The second amplifier is used to maintain a collector

Figure 2.12
EXAMPLE OF
CONDUCTION ANGLE
BETWEEN 180° AND 360°

voltage that is slightly above the voltage of the output signal. The variation of the collector voltage greatly reduces the dissipation at the collector and the current-source amplifier removes any spurious signals generated by the switching amplifier. The combination of the two types of amplifiers results in an increase in the theoretical efficiency but also requires an increase in the overall size of the circuit layout.

2.2.1.3 Class C Amplifiers

Class C amplifiers are the last set of amplifiers that are defined using the conduction angle. Although the Class C amplifier has a layout identical to that of a Class A amplifier and the active device is driven as a current source, the method of driving the amplifier such that the device is in either the cutoff or active regions of its current-voltage characteristics produces a conduction angle of less than 180° . The Class C amplifier is known as a non-linear amplifier because of its low conduction angle and as a result, amplitude modulation (AM) can only be achieved by varying the amplitude of the power supply voltage and the only AM signals the Class C amplifier is used to amplify are double-sideband, full-carrier waveforms. In most cases, Class C amplifiers are used to amplify carrier wave (CW) or frequency modulation (FM) signals.

Unlike the Class A and B amplifiers, the tuned output circuit or filter is a required portion of the Class C layout. The output matching networks of Class C amplifiers consist of parallel tuned circuits whose loaded Q s are chosen such that the amplifier output voltage is a sinusoidal waveform. The parallel circuit is designed such that all of the harmonics that are present in the collector waveform due to its conduction

angle of less than 180° view the tuned circuit as a zero impedance path to ground and therefore the harmonics do not appear across the amplifier's load or at the source. In order to ensure that all of the fundamental actually arrives at the load and does not partially travel through the filter, the tuned circuit must appear to have an infinite reactance at the fundamental frequency. This parallel-tuned circuit can be narrowband for Class C amplifications.

The mathematics behind the Class C amplifier, as detailed in [20], are not quite as simple as that for the Class A amplifier. Since the device indicated in Figure 2.13 [20] is a FET, the current at the drain is given by:

$$i_D(\theta) = I_{DQ} - I_{DD}\sin\theta, \quad I_{DQ} - I_{DD}\sin\theta \begin{matrix} \geq 0 \\ < 0 \end{matrix}$$

Equ 2.22

where I_{DQ} is the bias current (in the case of a Class C amplifier, this value is always negative) and I_{DD} is the amplitude of the sinewave. In the case of a Class C amplifier, the conduction angle is defined by the following equation:

$$y = \arccos(-I_{DQ}/I_{DD}) \quad \text{Equ 2.23}$$

so the bias current of a Class C amplifier can be defined as:

$$I_{DQ} = -I_{DD} \cos(y) \quad \text{Equ 2.24}$$

The DC supply current can be obtained by integrating the drain current over the period of the waveform and dividing by the period. The result of this manipulation gives:

$$I_{DC} = (2\pi)^{-1} \int_0^{2\pi} i_D(\theta) d\theta = [I_{DQ} y + I_{DD} \sin(y)]/\pi \quad \text{Equ 2.25}$$

which, by substituting in Equation 2.24, becomes:

$$I_{DC} = (I_{DD}/\pi) [\sin(y) - y \cos(y)] \quad \text{Equ 2.26}$$

Figure 2.13
CURRENT-SOURCE CLASS C
AMPLIFIER CONFIGURATION

Figure 2.14
CLASS C MIXED-MODE
AMPLIFIER CONFIGURATION

Since there is a DC blocking capacitor between the FET's drain and the load resistance, the DC component of the voltage and current in the load is zero. As described above, only the fundamental portion of the signal reaches the load so the current through the load is given by:

$$\begin{aligned} I_{om} &= -(1/\pi) \int_0^{2\pi} i_D(\theta) \sin\theta \, d\theta \\ &= (1/2\pi) [4I_{DQ} \sin(y) + 2I_{DD} y + I_{DD} \sin(2y)] \\ &= (I_{DD}/2\pi)[2y - \sin(2y)] \quad \text{Equ 2.27} \end{aligned}$$

The amplitude of the voltage across the load is once again obtained by using Ohm's law:

$$V_{om} = (I_{DD}R/2\pi) [2y - \sin(2y)] \quad \text{Equ 2.28}$$

The efficiency of the Class C amplifier is defined as it was for the Class A and Class B amplifiers (Equation 2.11). The input power is given by equation:

$$P_i = I_{DC} V_{DD} \quad \text{Equ 2.29}$$

Substituting in Equation 2.26 for the DC current produces an input power of:

$$P_i = (V_{DD} I_{DD} / \pi) [\sin(y) - y \cos(y)] \quad \text{Equ 2.30}$$

The output power is given by Equation 2.9. The maximum efficiency is obtained when V_{om} reaches its maximum value of V_{DD} so:

$$P_o = V_{DD}^2 / 2R \quad \text{Equ 2.31}$$

The maximum efficiency of the Class C amplifier, after minor manipulation comes out as:

$$\eta_{max} = \frac{2y - \sin(2y)}{4[\sin(y) - y \cos(y)]} \quad \text{Equ 2.32}$$

As the conduction angle, γ , of the amplifier approaches 0° , the efficiency approaches a maximum value of 100%. The practical reason for this high efficiency is the fact that as the conduction angle decreases, so does the drain voltage so the current is being drawn from the device while the drain voltage is low and the resulting dissipated power is therefore low.

The theoretical high efficiency of low conduction angle amplifiers that use BJTs is not reached in practice, however, because breakdown of the base-emitter junction occurs before the maximum efficiency is achieved. Class C amplifiers have a problem with base-emitter junction breakdown that results from the large reverse input voltage that the small collector conduction angle requires. The increase in input power requirements that result from a decrease in conduction angle also diminishes the efficiency of the amplifier. The maximum attainable efficiency (approximately 71%) therefore occurs at the maximum possible power output before the base-emitter junction breakdown. Power requirements raise dramatically with a reduction in conduction angle. As a result, the active device used in Class C amplifiers requires a high gain.

Other practical considerations explain the smaller measured efficiency of Class C amplifiers. The device used in the amplifier is not an ideal device and as such, does have a resistance when the device is not in the cutoff region of the current-voltage characteristics. This resistance, R_{on} , helps to define the voltage point where the device starts to head into saturation.

$$V_{DD} - V_{dm} \leq (I_{DQ} - I_{DD})R_{on} \quad \text{Equ 2.33}$$

where V_{dm} is the voltage amplitude at the drain of the device. The effects of the saturation voltage must be taken into account by replacing V_{DD} in all the equations involved in the calculation of efficiency except the input power equation by

$$V_{eff} = V_{DD} - V_{sat} \quad \text{Equ 2.34}$$

If the tuned filter at the output of the Class C amplifier is not ideal, the characteristics of the amplifier are affected. The non-ideal inductors and capacitors have resistance and the improper tuning of the filter results in harmonics reaching the load. The resistances in the non-ideal elements will dissipate power that ideal elements would not. As a result, the efficiency of the amplifier is decreased and power dissipated by the overall circuit is also increased. The second-breakdown stresses that reduce the maximum possible efficiency are also augmented.

The Class C amplifier described above is the classic form. Solid state devices, however, require unrealistically small inductance values in their tuned circuit. Removal of the tuned circuit renders control of duty cycle and waveform shape of the collector current very difficult. The device's low saturation resistance also make maintenance of a sinusoidal waveform at the output of the collector difficult. At higher frequencies, lead lengths, stray reactance in the circuit and coupling between the base and collector of BJTs become a problem. The classic Class C amplifier has, therefore, been modified for use in high frequency solid-state amplifiers. The new Class C amplifier is known as the mixed-mode Class C amplifier and the layout is shown in Figure 2.14.

2.2.1.4 Class F Amplifiers

Class F is a class of amplifiers that utilize harmonics of the fundamental frequency to increase the efficiency of a current-source amplifier. The active device in a Class F amplifier is used as either a current-source or a saturating current-source much in the same way as the classic Class C amplifier. This method of using the active device results in one of the many names for the Class F amplifier, a "high-efficiency Class C" amplifier. Other names that are sometimes used instead of Class F are "Class CD", "single-ended Class D", "biharmonic", "polyharmonic, and "multiresonator".

A Class F amplifier has a load network that resonates at the fundamental frequency and one or more of the harmonics of the fundamental. An example of this type of amplifier is the third-harmonic peaking Class F amplifier described in [20] whose layout is shown in Figure 2.15. In this amplifier, the transistor is driven to produce a waveform at the transistor collector similar to those of the Class B amplifier, a half-sinusoid (see Figure 2.11). While the fundamental frequency tuned circuit ensures that the only frequency that reaches the load is the fundamental, the third harmonic tuned circuit allows some third harmonic to be present in the collector voltage. If the amplitude of the third harmonic is properly chosen, the collector voltage will be flattened out at the top and will allow a higher amplitude of the fundamental to be present at the output of the transistor without driving the device too hard. This boost in fundamental without increasing the amplitude of the collector voltage results in a higher efficiency and a higher output capability.

Figure 2.15
CLASS F AMPLIFIER CONFIGURATION

Figure 2.16
CLASS F TRANSMISSION LINE AMPLIFIER
CONFIGURATION

If a half-sinusoid collector current is assumed, the output voltage across the load is given by:

$$v_o(\theta) = V_{om}\sin\theta \quad \text{Equ 2.35}$$

If the amplitude and phase of the third harmonic can be controlled, the presence of the third harmonic tuned circuit produces a collector voltage:

$$v_c(\theta) = V_{CC} + V_{om}\sin\theta + V_{cm3}\sin3\theta \quad \text{Equ 2.36}$$

The ideal choice for the amplitude of the third harmonic is:

$$V_{cm3} = V_{om}/9 \quad \text{Equ 2.37}$$

since it produces the maximum flatness in the collector voltage waveform. Given that the maximum output of the amplifier occurs when $v_c(\theta) = 0$, the amplitude of the output voltage can be determined to be:

$$V_{om} = 9V_{CC}/8 \quad \text{Equ 2.38}$$

The mathematical manipulations that are used to determine the efficiency of the Class F amplifier are similar to those used to determine the efficiencies of the Class B and D amplifiers. The resulting efficiency is:

$$\begin{aligned} \eta &= \pi V_{om}/4V_{CC} \\ &= 9\pi/(8*4) \\ &\approx 88.4\% \end{aligned} \quad \text{Equ 2.39}$$

The right magnitude and phase of the third harmonic are obtained by designing the proper tuned circuit and by slightly saturating the active device. As a result, a practical Class F amplifier actually functions as a combination of Class F, saturated Class C and suboptimum Class E amplifiers.

A variation on the Class F amplifier, mentioned in [20], replaces the third harmonic resonant circuit with a quarter-wavelength transmission line (see Figure 2.16). Because of the transmission line, the fundamental frequency tuned circuit appears as a short circuit for the even harmonics and an open circuit for the odd harmonics. As a result, the voltage across the load contains the fundamental and the odd harmonics while the current through the load consists of the fundamental and the even harmonics. The output power is therefore only present at the fundamental frequency since both current and voltage appear only at that frequency. The advantage of this method of harmonic amplification is that the output of the transistor can be a squarewave and as such, the active device can be used as a switch, not a current-source. In theory, the output power of the amplifier is the same as the input so the maximum theoretical efficiency of the transmission line Class F amplifier becomes 100%.

2.2.2 Switching Amplifiers

Class D, E, and S amplifiers differ from the Class A, B, C, and F amplifiers because they utilize their active devices as switches as opposed to current-sources. Ideally, a switch has zero voltage drop across it when it is on and current passes through it and when the switch is off, no current passes through it no matter how high the voltage across the switch is. As a result, the power dissipated across the switch, defined as the product of the voltage drop across the switch and the current passing through the switch, is zero since either the voltage or the current is zero at all points in time. The actual devices used in the amplifiers are not ideal so the practical amount of

power dissipated is not zero but it has been greatly decreased from the amount dissipated by the same device used in a current-source amplifier.

The advantages in the drop in power dissipation are twofold. The reduction of dissipation decreases the temperature of the active device. This drop in temperature results in a decrease the size of the required heatsink. An increase the reliability of the active device itself is also expected since it is not operating in such a harsh situation as it would at the higher temperature. The decline in power dissipation also increases the efficiency of the overall amplifier because a greater percentage of the input power is delivered to the load. Since more of the input power is delivered to the load, a lower input power is required to achieve a given output power, decreasing the size of the required battery. The combination of the reduction in battery and heatsink sizes decreases the overall size of the circuit. The smaller size lends the switching amplifiers to use in the "communication watches" of the future.

In designing switching amplifiers, the fact that the active device is used as a switch affects the manner in which the designer thinks. The appearance of current harmonics in the switching amplifier signals requires that more care be taken when laying out the circuit. The broadband performance of the amplifier is also affected by the harmonics.

2.2.2.1

Class D Amplifiers

The Class D amplifiers are the first set of switching amplifiers. The layout of this type of amplifier consists of a load, a series-tuned circuit, a pair of transistors that function as a double-pole switch and a voltage source (see Figure 2.17).

The easiest layout of a Class D circuit to describe and implement is the complementary voltage-switching configuration shown in Figure 2.17 and evaluated in [20]. Both of the active devices act as switches because of the manner in which they are driven, making this circuit configuration function as a Class D amplifier. The transformer that drives the transistors sends out two squarewaves, one to each transistor. The two waveforms can be distinguished only by the fact that they are 180° out of phase with each other. Since the active devices are driven 180° out of phase, only one transistor is on at a time in an ideal circuit. Using the transistors in this manner simulates a double-pole switch. The squarewave output that results from the switching nature of the transistors requires a series-tuned circuit at the output of the transistors since a parallel tuned circuit requires a sinusoidal input. If the harmonics are not totally removed by the series-tuned circuit, a parallel-tuned circuit may be added between the series tuned circuit and the load to further remove harmonics. The resulting waveform at the output of the series-tuned circuit is sinusoidal.

A DC blocking capacitor, C_b , is placed in the circuit so that the voltage at the collector of the Q_1 transistor remains at V_{CC} . Retaining this voltage and inputting

Figure 2.17
CLASS D AMPLIFIER
CONFIGURATION

a signal with a 50% duty cycle produces, at the input to the tuned circuit, a 50% duty cycle squarewave with 0 and V_{CC} as its two levels:

$$v_{c2}(\theta) = V_{CC}[0.5 + (2/\pi)(\sin\theta + 0.333\sin3\theta + 0.2\sin5\theta + \dots)]$$

Equ 2.40

In order to obtain the actual output signal, the effect of the tuned circuit on the squarewave that comes out of the collectors of the transistors must be evaluated. As Equation 2.40 shows, the squarewave consists of a DC element, the fundamental frequency and several odd harmonics of the fundamental frequency. The desired signal across the load of the circuit is simply the fundamental frequency. The tuned circuit between the transistors and the load resistor must therefore remove all of the harmonics and the DC components in the squarewave. The capacitor in the tuned circuit is therefore chosen such that it acts as a DC blocking capacitor thus stripping the DC component out of the squarewave. The inductor in the tuned circuit is chosen such that the impedance of the tuned circuit appears to be very high at the harmonic frequencies and its reactance appears to be zero at the fundamental. Through properly designing the tuned circuit, the signal output by the transistors can be altered such that the current through the load resistance is simply:

$$i_o(\theta) = (2V_{CC}/\pi R) \sin\theta$$

Equ 2.41

This current is also the current that flows through the individual active devices when they are on. As such, the currents that appear at each of the collectors are half sinusoids with amplitudes of:

$$I_{cm} = 2V_{CC}/\pi R$$

Equ 2.42

The DC current input into the circuit is the average of the current $i_1(\theta)$ that is flowing into the collector of Q_1 and is:

$$\begin{aligned} I_{DC} &= I_{cm}/\pi \\ &= 2V_{CC}/\pi^2 R \end{aligned} \quad \text{Equ 2.43}$$

The power input into this circuit can therefore be determined to be:

$$P_{in} = 2V_{CC}^2/\pi^2 R \quad \text{Equ 2.44}$$

In order to obtain the efficiency of the circuit, the power output must be determined. The current through the load is known but the voltage across the resistor must be determined. The voltage is easily determined using Ohm's law and as such the voltage across the resistance used as a load is:

$$\begin{aligned} v_o(\theta) &= RI_{cm}\sin\theta \\ &= V_{cm}\sin\theta \\ &= (2V_{CC}/\pi)\sin\theta \end{aligned} \quad \text{Equ 2.45}$$

The power output by the Complementary Voltage-Switching Class D amplifier is therefore:

$$\begin{aligned} P_o &= V_{cm}^2/2R \\ &= 2V_{CC}^2/\pi^2 R \end{aligned} \quad \text{Equ 2.46}$$

The output power and the input power are identical and as such, the efficiency of the theoretical Class D amplifier is:

$$\eta = 100\% \quad \text{Equ 2.47}$$

Because the $V_{ce}I_c$ product is approximately zero, the dissipation in the transistor is low. Since efficiency is dependent upon the amount of power dissipated, the efficiency of Class D amplifiers is considerably higher than the amplifiers discussed previously. Practical efficiencies of 95% and greater have been achieved by class D

amplifiers. This amplifier can provide up to 1kW of power efficiently in the HF and VLF ranges.

The major problem with the construction of the Class D amplifier is that the possibility exists that both transistors are on simultaneously. When both of the transistors are on, the DC current flows directly from the power supply to ground.

The fact that the inductors and capacitors in any practical circuit are not ideal is not the only reason for power losses in an actual Class D amplifier. When current flows through the collector, the device saturation voltage is one of the principle sources of power loss. Another source of power loss is the average V_{CE} term when the device is switched from off to on or on to off.

A variation on Class D amplifiers, the Class BD circuit exists in which the amplifier reacts like a Class B amplifier when low input signal levels are applied and like a Class D amplifier when the input is a large level signal. This class of amplifier has an efficiency as high as 92%.

2.2.2.2 Class E Amplifiers

The Class E amplifier is actually the same circuit as that used for the mixed-mode Class C amplifier shown in Figure 2.14 and repeated in Figure 2.18. Both amplifiers consist of an active device connected to a passive load. The only difference between the two amplifiers is the manner in which the active device is driven and the load is designed. In the Class C amplifier, the transistor is utilized as a current source by biasing the device such that it operates in the active or cutoff regions of the device's

Figure 2.18
CLASS E AMPLIFIER CONFIGURATION

Figure 2.19
CLASS E DESIRED WAVEFORMS

current-voltage characteristics. The Class E amplifier transistor, however, is biased such that it works in either the cutoff region or the saturation region of the device characteristics. The result is a transistor switch. If the transistor in the amplifier operates in such a manner that any of the three regions of the current-voltage characteristics may be entered depending upon input, the amplifier is called a CE amplifier.

The Class E amplifier was designed in order to remove the power supply to ground connection and transformer requirement in the Class D amplifier but still provide the same level of efficiency. The layout of the Class E amplifier, as evaluated in [20], consists of one active device used as a switch, a shunt capacitor between collector and ground, and a series-tuned circuit and a load (see Figure 2.18). The shunt capacitance consists of the inherent capacitance of the active device and a separate capacitor from collector to ground to achieve the optimum performance of the amplifier. The additional capacitance uses the inherent capacitance of the device as part of the circuit design hence the elimination of the Class D amplifier problem of power losses caused by this capacitance. In the Class D amplifier, there is voltage across the device capacitance at turn-on time. Voltage across a capacitance means there is energy stored in the capacitor and the dissipation of this stored energy results in a power loss. Removing this power loss increases the efficiency of the overall circuit.

The current flows through the switch when it is closed or the energy storage elements when the switch is open. Because of the energy storage elements and the current source, arbitrary current can flow through the switch at 0 volts, resulting in no dissipation in the switch. Theoretically, an efficiency of 100% can be achieved with

an ideal Class E amplifier. In reality, this exact value is not possible although values as high as 97% have been attained. The highest possible efficiency is obtainable if the transistor is on for 180° and:

$$C_1 = \frac{0.1836}{\omega R} \quad \text{Equ 2.48}$$

and

$$X_L = 1.1525R \quad \text{Equ 2.49}$$

In order to do the mathematical manipulation for the Class E amplifier to prove Equations 2.48 and 2.49, the following assumptions must be made:

- the transistor acts as a switch that is either fully ON ($V=0$) or fully OFF ($I=0$), the only exceptions being brief transition periods,
- the shunt capacitance is not voltage dependent,
- the RF choke has a large enough reactance that the current flowing through it is a constant DC value,
- the series-tuned circuit has a Q value that is high enough that the current and voltage waveforms output by the resonator are sinusoidal but is not high enough to limit the amplifier. The Q of the tuned load should be greater than 2.5.

Given these assumptions, the overall Class E amplifier can be considered separately at the two different states, ON and OFF.

When the active device in the Class E amplifier is ON, the device ideally acts as a wire of 0Ω resistance. Since there is no resistance in the switch, there is no voltage across it so the voltage at the collector of a BJT in saturation (ON) is:

$$v_c(\theta) = 0 \quad \text{Equ 2.50}$$

Since the active device acts as a short to ground, no current flows through the shunt capacitance and the current through the collector is the difference between the current through the load and the DC current from the voltage supply:

$$i_s(\theta) = I_{DC} - i_o(\theta) \quad \text{Equ 2.51}$$

In the case where the transistor is OFF, the device can be considered, ideally, to be a wire with infinite resistance. Since the resistance is infinite, no matter what the voltage is across the device, no current will flow. As such:

$$i_s(\theta) = 0 \quad \text{Equ 2.52}$$

and the voltage at the collector of the transistor is determined by the voltage across the shunt capacitor.

The transistor in a Class E amplifier passes through two other states. One is the transition from ON to OFF and the other is the transition from OFF to ON. Ideally, these state transitions are instantaneous and as such, the only important factor is the voltage and current value at the collector at the instant the states changed. In reality, transition times are not instantaneous. The load of the amplifier must be designed to ensure that there is no point in time where there exists a significant voltage and a significant current in the active device (see Figure 2.19). The elimination of the power dissipation during the ON to OFF transition time is achieved using the series tuned resonant circuit in the load. The series circuit is designed to oscillate at a frequency slightly below the desired output frequency. While a portion of the inductance in the resonator is used in conjunction with the capacitor to oscillate at the desired output frequency, the remaining inductance in the load is used to offset the voltage waveform

in time. This time shift can be seen in Figure 2.19. The voltage rise at turn-off does not occur until after the current through the device has dropped to zero. During the transition from ON to OFF, the voltage is zero at the time of transition and the voltage is changed by slowly charging the shunt capacitance so it will not change instantaneously.

The collector voltage waveform of the circuit has a significant effect on the current and voltage in the active device during the OFF to ON transition time. The shunt capacitance controls the voltage waveform at the collector when the device is OFF. If a voltage remains across the capacitor when the switch is turned on, the energy stored in the capacitor, given by [22]:

$$E = CV^2/2 \quad \text{Equ 2.53}$$

must be dissipated. Since the switch is ON, the power is dissipated through the switch. In order to avoid this dissipation, the load in a Class E amplifier is designed such that the voltage at the collector has a value of 0V when the device is turned on.

The initial current through the transistor when the device is turned on should be zero in order to avoid dissipation through the device. Since the current through a capacitor is proportional to the slope of the voltage waveform, the current that will be switched into the device when it is turned on is proportional to the slope of the collector voltage waveform when the device is turned on. In order to avoid power dissipation, the load must be designed such that the slope of the voltage waveform is zero when the switch is turned on.

$$dv_c(\theta)/d\theta = 0 \quad \text{Equ 2.54}$$

Figure 2.20
REALISTIC CLASS E WAVEFORMS

Figure 2.21
EFFECTS OF VARIATIONS IN COMPONENT
VALUES ON COLLECTOR OUTPUT WAVEFORM

Since four very distinct states exist in the operation of the Class E amplifier, the current and voltage waveforms are not explicitly specified over the entire cycle of the amplifier. The voltage at the collector of the active device is dependent upon three factors. The first of these three factors is the DC current input which, of course, sets the bias point of the transistor and therefore, determines which regions of the current-voltage characteristics the transistor enters and how far into those regions it travels. The other two factors, the output current's phase, ϕ (see Figure 2.20), and amplitude:

$$I_{om} = V_{om}/R \quad \text{Equ 2.55}$$

are determined by the load of the amplifier. The collector voltage can be represented by the following equation [20]:

$$v_c(\theta) = (I_{DC}/B)(y - \pi/2) + (V_{om}/BR) [\sin(\phi - y) + \cos(\theta - \phi)] \quad \text{Equ 2.56}$$

The two new parameters introduced in Equation 2.55 are B, the susceptance of the shunt capacitance at the frequency of operation, and y, the interval in radians during which the switch is off (see Figure 2.20). The tuned circuit, ideally, only allows the fundamental frequency to reach the load and the DC component of $v_c(\theta)$ must be V_{CC} . Using these specifications along with a given set of element values and a duty cycle specified by the user, the efficiency of the Class E amplifier can be determined. These current and voltage restrictions reduces the amplifier sensitivity to small variations in frequency, duty cycle and circuit element values.

Actually enforcing the current and voltage restrictions on the design of the Class E amplifier and evaluating Equation 2.55 at the turn on time of $(\pi/2 + y)$ produces the following requirements:

$$\begin{array}{lll} \phi & = & -32.48^\circ \quad \text{Equ 2.57} \\ B & = & 0.1836/R \quad \text{Equ 2.58} \\ X & = & 1.152R \quad \text{Equ 2.59} \\ V_{om} & = & 1.074V_{CC} \quad \text{Equ 2.60} \\ P_o & = & 0.577 V_{CC}^2/R \quad \text{Equ 2.61} \\ I_{DC} & = & V_{CC}/1.734R \quad \text{Equ 2.62} \end{array}$$

Upon close examination of these results, Equations 2.58 and 2.59 are identical to Equations 2.48 and 2.49. The peak collector voltage and current requirements for Class E operation are:

$$\begin{array}{lll} v_c & = & 3.56V_{CC} \quad \text{Equ 2.63} \\ i_c & = & 2.86I_{DC} \quad \text{Equ 2.64} \end{array}$$

The normalized output power for an amplifier is defined as:

$$P_{max} = P_{omax}/i_{Cmax}V_{Cmax} \quad \text{Equ 2.65}$$

given this definition, the normalized output power for a Class E amplifier is 0.098.

The advantages of the Class E amplifier is that no transformers exist in the circuit and the output power is controlled by the load resistance and the voltage supply. Both frequency modulated (FM) and phase modulated (PM) signals pass easily through the circuit but non-linearities in the circuit allow amplitude modulated (AM) signal amplification only if the power supply amplitude is varied with the input.

A demonstration board, the E10-3, designed by Design Automation Inc., using HEPA, was shipped to Carleton University in order provide hands on knowledge of Class E amplifiers. The E10-3 consists of a 10.5MHz Class E amplifier and protection

circuits that stop the devices and elements from over heating and suffering permanent damage. The purpose of this board is to test various devices and their ability to function in this Class E amplifier design as well as to test the effects of varying the values of certain elements. The board comes equipped with the ability to remove and replace the transistor as well as the ability to vary the frequency, inductance and capacitance values. The E10-3 is also designed such that the voltage and current waveforms at the output, the collector and the base can be easily monitored.

The effects of variations in component values, frequency and duty ratio on the waveforms of a Class E amplifier were verified using this demonstration board. The overall Class E circuit is affected by variations in inductance and capacitance values. These values can vary because the desired values are not commercially available or simply because individual inductors and capacitors have built in tolerances. The E10-3's ability to vary elements and view waveforms provide a manner in which to see how variations in elements will affect waveforms so if output waveforms of actual circuits are not the desired shape, the adjustments required to improve the waveform can be easily determined. Figure 2.21 [21] shows the effect of increasing and decreasing the values of various elements on the output waveform of the amplifier.

The documentation of the E10-3 board also indicates what changes are required by the circuit given the slope of V_{ce} when the transistor turns on and the value of V_{ce} relative to $V_{ce(sat)}$ when the slope is zero. For example, if the output of the collector resembles the waveform portrayed in Figure 2.21, V_{ce} is positive with respect to $V_{ce(sat)}$ and the slope of the waveform is also positive when the sharp transition occurs. The

positive difference between V_{ce} and $V_{ce(sat)}$ can be rectified by decreasing the ratio of C_1/C_2 . The desired slope at transition time is 0, an increase in slope results in an unwanted jump in current at turn-on time. The problem of the positive slope can be fixed by increasing the series combination of C_1 and C_2 . The easiest way of accomplishing both corrections is to keep C_1 constant and increase the value of C_2 until the slope of the waveform is zero at transistor turn on and the difference between V_{ce} and $V_{ce(sat)}$ is also zero. Had the value of V_{ce} been below $V_{ce(sat)}$, the ratio C_1/C_2 would have had to be increased. If the slope of the V_{ce} waveform had been negative at the point of transistor turn-on, the series combination of C_1 and C_2 would have had to be decreased. These simple rules for changing C_1 and C_2 can be used to fix most Class E amplifiers so that their maximum attainable efficiency is achieved.

2.2.2.3 Class S Amplifier

Like the Class D amplifier, the Class S amplifier, described in [20], uses the active devices as a double-pole switch but the active devices are not the only elements of the switch. Two diodes are also used in conjunction with the transistors to produce the switch (see Figure 2.22). Unlike all the other amplifier types described, the Class S amplifier does not use a tuned filter to remove unwanted portions of the signal produced at the output of the active devices. The Class S amplifier uses a low-pass filter in order to remove unwanted harmonics in the signal.

The transistor-diode switch produces a rectangular waveform at the input to the low-pass filter. The filter removes all but slowly varying DC or average voltage

Figure 2.22
CLASS S AMPLIFIER CONFIGURATION

Figure 2.23
CLASS S VOLTAGE WAVEFORMS

components from the signal. As a result, the load only sees the average voltage. The average values can be used to produce a desired output waveform by varying the pulse width of the signal entering the filter.

Because only the DC component passes through the filter, the voltage waveform sent into the low-pass filter (see Figure 2.23) produces a sinusoidal output with an amplitude of V_{om} . The output current is, according to Ohm's law, produced by the voltage waveform passing through the load resistance and in much the same way as most of the other amplifiers, the current through the load is drawn back through the load and becomes the current through the individual devices of the switch. Which device the current is passing through at a given time depends upon which portion of the switch is ON at that time.

Had there been only one transistor and diode combination, the output current of the amplifier would be either positive or negative. Adding the second set produces a symmetric sinusoid that is both positive and negative. If both a positive and a negative power supply are available, the DC blocking capacitor, C_b , can be removed from the circuit.

If the amplitude of the Class S amplifier output signal exceeds $V_{CC}/2$, the Class S amplifier becomes a Class S modulator. This restriction means that the power output by the Class S amplifier is defined by the following equation:

$$\begin{aligned} P_o &= V_{om}^2/2R \\ &\leq V_{CC}^2/8R \end{aligned} \qquad \text{Equ 2.66}$$

The efficiency of the Class S amplifier is easily determined. Since neither of the active devices have a nonzero current and a nonzero voltage at the same time, theoretically, the efficiency of the amplifier is 100%.

One would think that the switching frequency and its harmonics would generate currents through the load that would affect the output voltage waveform. The low-pass filter prevents this from happening. Since the low-pass filter has an inductor as its input, it resembles a high impedance at the switching and harmonic frequencies and as such, block these frequencies.

2.2.3 Amplifier Type Comparison

The following table indicates the strengths and weaknesses of the individual amplifier types, for frequency and phase modulated (FM and PM) systems [20].

Table 2.3 Amplifier Type Characteristics

Class	Number of Devices	Version	Efficiency %
A	1	Single-ended	50
B	2	Complementary	78.5
BD	2	$R_L = R$	84.1
C	1	$\gamma = 73.5^\circ$	85
	1	$\gamma = 59.0^\circ$	90
C, mixed	1	Approximate	70
D	2	Complementary	100
E	1	Optimum, $\gamma = \pi/2$	100
F	1	3rd harmonic resonator	88.4
	1	transmission line	100
G	4	Complementary, $\pm V_{CC}, \pm V_{CC}/2$	84.2
H	4	Class S, Complementary Class B	100
S	2	Amplifier	100

The only amplifiers that are capable of producing a theoretical efficiency of 100% are the complementary voltage-switching Class D amplifier, the Class E amplifier, the transmission line Class F amplifier, the Class H amplifier and the Class S amplifier. Of these amplifiers, only two require less than two active devices, the Class F and the Class E amplifier. The Class F amplifier, however, requires a transmission line in the design of the amplifier. The Class E amplifier does not require any transmission lines and as such is easier to implement. Thus, it has been chosen as the amplifier class for this thesis.

2.3 Microwave Integrated Circuit Technologies

Three possible methods of building the final circuit design exist: *Monolithic Microwave Integrated Circuit (MMIC)*, *Miniature Hybrid Microwave Integrated Circuit (MHMIC)*, and *Hybrid Microwave Integrated Circuit (HMIC)*, also known as *Microwave Integrated Circuit (MIC)*. Each method has advantages and disadvantages in their own right. This section evaluates the differences between the three types and determines which is best for the circuit and the time constraints placed upon the design.

2.3.1 Monolithic Microwave Integrated Circuit Technology (MMIC)

On an MMIC, active and passive components, as well as the transmission lines, are formed directly on or in the substrate. The MMIC has the advantage of a

smaller size since everything is built directly into the substrate and no room is required on the motherboard to allow for wire bonding or epoxying. MMIC fabrication, however, is not done at the Communications Research Centre (CRC) and as a result, the circuit must be built on the schedule of a specific foundry. Another disadvantage of the MMIC is the fact that the only devices available are those that the foundry is capable of producing. The device choice is therefore extremely limited.

2.3.2 Miniature Hybrid Microwave Integrated Circuit Technology (MHMIC)

The major difference between the MMIC and the MHMIC is the fact that the active components are not formed directly on or in the substrate. In the case of an MHMIC, active devices are wire bonded or epoxied onto the motherboard once the passive devices and transmission lines have been formed on or in the substrate. The MHMIC process can be done at CRC. Because the circuit motherboard is etched on site, the time schedule of the foundry is less rigid and therefore little chance exists that the circuit will not be built in time for testing to take place. Another advantage of MHMIC is that the designer is not limited to the active devices that the foundry can produce. Devices may be purchased from another foundry and attached by the on-site MHMIC fabrication facility to the motherboard. The overall size of the final circuit will be larger than the same circuit built as a MMIC but the freedom of choice in the area of active devices compensates for this increase in size.

2.3.3

Hybrid Microwave Integrated Circuit Technology (HMIC)

The major difference between the MHMIC and the HMIC circuits is the type of passive devices used. The passive devices in an MHMIC are created directly in and on the substrate. In a HMIC, the passive devices are separate devices that are attached to the circuit through wire bonding or some other form of attachment. In both cases, the transmission lines are photoetched directly onto the substrate. The major disadvantage of the HMIC is its size. The HMIC circuit is larger than the MHMIC circuit. HMICs, however, are easier and faster to make than the MHMIC. Both Carleton University and CRC have the capability of building HMICs. HMIC also allows for tweaking since the capacitors, inductors and resistors can be easily removed and replaced. The ability to vary passive component values after construction as well as the ability to choose the best active device available makes the HMIC the best choice for the type of circuit layout that should be used for the final 1.5GHz amplifier.

2.4 High Efficiency Power Amplifier Program (HEPA-II Plus)

Design Automation Inc. of Lexington, Massachusetts has written a program called HEPA-II Plus which, given specification of the device to be used and the desired output, will design a Class E amplifier. This menu driven program actually has the capability of designing Class AB, B, C, E and switching mode Class F amplifiers since it uses a generic circuit topology (see Figure 2.24) to perform its calculations.

Figure 2.24
HEPA CIRCUIT TOPOLOGY

Figure 2.25
HEPA DEVICE MODEL

HEPA also has the ability to design single-ended as well as push-pull configuration circuits.

HEPA will optimize the circuit design according to tradeoffs specified by the user. The user can tell the program which of the following values are variable and by how much:

- output power
- efficiency
- transistor peak voltage
- transistor peak current
- transistor voltage and initial current at turn-on

Given the above information, HEPA computes the circuit's steady-state periodic response, as well as the required value of any circuit parameter versus any other parameter in order to maintain the user specified values of output voltage, current or power. All of the output variables are also computed and plotted versus any of the circuit parameters. The major advantages of the program is the ability to evaluate the given transistor's achievable performance before the circuit is designed and the fact that a preliminary design can be performed by the program so that the user has a starting point for the final design.

HEPA does have its disadvantages. The most important problem as far as this thesis is concerned, is the fact that HEPA was designed initially for use at low frequencies and as a result, the transistor model is rather simplistic for use at microwave frequencies. The transistor is assumed to be a non-ideal switch and as such, the model

indicated in [23] consists of a ideal switch, two resistors, a capacitor, an inductor and a voltage source (see Figure 2.25). The capacitor, C_o , is the capacitance of the device when it is in cutoff or below threshold and R_{Co} is the resistance of the device in the same state. R_{on} is the ON resistance of the active device. L_q is the parasitic inductance that is present in all devices and includes the wire bonding inductance. V_o is the saturation offset voltage of the transistor. The value of V_o is dependant upon the type of device [23]. If the active device used in the amplifier is a FET, the saturation offset voltage is simply 0V. For a BJT, the determination of V_o is dependent upon the choice of frequency. Defining f_t as the product of the bandwidth and the gain of the BJT in question, the offset saturation voltage is 0.1V if the switching frequency, f , is less than one one-hundredth of the product ($f < f_t/100$). If $f > f_t/10$, the V_o can be as large as several volts.

2.5 Theoretical Conclusions

The purpose of this thesis is to produce a high-efficiency amplifier at 1.5GHz. Of the devices investigated, the BJT has the highest power output and the MESFET has the highest efficiency. Of the various amplifier classes described, the Class E amplifier's efficiency was the highest and its layout one of the smallest. The tunability and speed in fabrication of the HMIC renders it the optimum choice for the experimental amplifier. The following chapters of this thesis will describe the designing, building and testing of two Class E amplifiers, one designed at 20MHz using a BJT and the other designed at 1.5GHz with a MESFET as an active device.

Chapter 3

3 Amplifier Design

The remaining chapters of this thesis contain the steps taken in the design and testing of two Class E amplifiers, the 20MHz and the 1.5GHz designs. The steps are described in the order taken. First a device was chosen for the design and that device was modelled such that the program HEPA-II Plus could be used for the design. Once the amplifiers were optimized and fabricated, all three were tested and the results presented.

3.1 Device Modelling and Evaluation

The first step in the design of any amplifier is to choose an active device that will best provide the desired device qualities. All the devices available were compared and the devices chosen and the reasons for their choices are described in the following sections. Once chosen, the devices were modelled such that the amplifier design may be performed using HEPA-II Plus. These models and the methods in which they were obtained will also be discussed here.

3.1.1 20MHz Amplifier Device

The device chosen for the 20MHz circuit is the NEC Bipolar Transistor NE02135. The main reason for the choice of this device was the availability of the

devices. NE02135 is readily available at the Communication Research Centre (CRC) and is the only device available to the Components and Subsystems group that functions at the desired frequency of 20MHz. The NE02135 transistor, however, is not operating at its optimal point when it is functioning at 20MHz. The device is designed to function at a much higher frequency of 2GHz, which means the device is also a possibility for the 1.5GHz amplifier design.

HEPA-II Plus, the software being used to design the Class E amplifiers requires that the active device used in the amplifier be represented by the model shown in Figure 2.25. The easiest parameter in the HEPA model to determine is the saturation offset voltage. According to section 2.4 of this thesis, V_o of a BJT is dependent upon the switching frequency of the amplifier and the gain-bandwidth product of the active device used in the amplifier. If the switching frequency of the device is less than one-one hundredth of the gain-bandwidth product, the offset saturation voltage is 0.1V. For the NE02135, the gain-bandwidth product is 4.5GHz and the switching frequency is 20MHz, therefore, the saturation voltage in the NE02135 model is 0.1V.

The basic modelling of the NE02135 was performed using the microwave simulation program Libra. Libra was chosen over HSpice because of familiarity, availability and the fact that Libra has the NE02100 chip in its BJT device library. The only additions that the simulation file required to fully represent the NE02135 was the addition of the package parasitics, provided by NEC[34], of the device. A copy of the Libra files used to simulate the NE02135 transistor are found in Appendix B.

HEPA represents the active device as a non-ideal switch and as a result, the NE02135 must be modelled at cutoff and in saturation. The transition states from ON to OFF and from OFF to ON are represented in HEPA-II by the actual turn-on and turn-off times of the device. In order to determine the cutoff and saturation points, the current vs voltage curves were obtained using a non-linear simulation of the device in Libra. When collector current is plotted versus the base voltage, the point at which a decrease in base voltage no longer produces a significant variation in current is the pinchoff point of the device (see Figures 3.1, 3.2) and for the NE02135, the value is approximately $V_B=0.1025V$ when $V_{CE}=3V$ and $I_C=0mA$. The saturation point of the device can be obtained from the collector current versus collector voltage curves. A load line of $R=50\Omega$ was drawn on the current-voltage (IV) curves and the point closest to the active region where the line intersects the IV curve in the saturation region is the desired saturation or ON biasing of the device (see Figure 3.3). The 3V DC voltage input was arbitrarily chosen so that the 50Ω load line would intersect the current axis at a reasonable value. The NE02135 is on when $V_{CE}=0.5V$, $I_C=52.65mA$ and $V_B=0.89V$. A resistance of 50Ω was chosen because coaxial cables have a characteristic impedance of 50Ω and most microwave loads are chosen to be 50Ω .

Once the two bias points, ON and OFF, have been determined, the model can be obtained by using Libra's model function. The OFF model is optimized first since the only difference between the two state models is the addition of R_{on} to obtain the ON model. The optimize function was used to obtain the best fit model for the OFF circuit equivalent of the device. Once the final OFF model has been obtained, all of the values,

Figure 3.1
COLLECTOR CURRENT vs BASE VOLTAGE
FOR THE NE02135

Figure 3.2
DETERMINATION OF PINCHOFF
BIAS POINT

Figure 3.3
DETERMINATION OF SATURATION
BIAS POINT

Figure 3.4
NE02135 MODEL

with the exception of R_{on} , were set to constants and R_{on} was optimized to obtain the final complete model of the device as required by HEPA. The final model of the NE02135 is shown in Figure 3.4. The values of the individual components in the model are:

$$\begin{aligned} V_o &= 0.1V \\ R_{on} &= 7.739693\Omega \\ R_{Co} &= 172.52933\Omega \\ C_o &= 0.876123pF \\ L_q &= 1nH \end{aligned}$$

In order to use HEPA to evaluate the transistor capability in a Class E amplifier, the peak voltage at nominal tuning must be known. The NE02135 is only rated to withstand a collector-base maximum voltage of 25V [35]. In order to avoid driving the transistor too hard, the maximum V_{CB} was set to 80% of the maximum rated value:

$$V_{CB} = 20V$$

The frequency range over which the transistor is evaluated [23] is chosen such that the amplifier relative bandwidth:

$$f_{upper}/f_{lower} = 1.5 \quad \text{Equ 3.3}$$

As such, the lower limit of the frequency range is 16MHz and the upper limit is 24MHz.

The turn-on and turn-off time of the NE02135 is not a measurement normally provided on the specification sheet of the device. In order to obtain the actual value of these two required measurements, NEC was contacted. The turn-on and turn-off times of the NE02135 is 0.5ns according to NEC [34].

The unloaded Q values of the inductors and capacitors to be used in the circuit are also required for the transistor evaluation since the possible efficiency of the transistor in a Class E amplifier is what is being evaluated. The capacitors to be used in

the actual circuit were ceramic capacitors. The inductors used were Bell Industry J.W. Miller division tunable box inductors numbers 9050, 9054 and 9057. Since the Q values of the elements were not readily available, the Q values of the inductors were originally assumed to be 200 and the Q for the capacitors was assumed to be 600[33].

The only remaining values required for the transistor evaluation is the power range over which the transistor is to be evaluated. The maximum power output of the amplifier is defined by:

$$P_o = 0.098\eta I_C V_C \quad \text{Equ 3.4}$$

Now, assuming a possible efficiency of 85% and setting V_B to -1V, yields a V_C of 19V and a maximum possible collector current of 70mA. The output power is then:

$$P_o \approx 0.11W$$

These values are entered into HEPA in the transistor evaluation section of the program with the minimum value of the power range set to 0.0011W. The following table contains the resulting predicted collector efficiencies ($\eta = P_C/P_{DC}$).

Table 3.1 Transistor Evaluation Efficiencies

Power Output (mW)	Efficiency @ 16MHz %	Efficiency @ 20MHz %	Efficiency @ 24MHz %
1.1	86.60	85.32	84.10
37.4	88.05	88.01	87.82
73.7	85.45	85.32	85.12
110.0	82.37	82.24	82.05

range as the power output is increased, the efficiency also decreases. The DC current and voltage available to the circuit provide the upper limit of the power output, 0.11W. As such, the most stable efficiency of the amplifier is $\approx 82.24\%$ at the output power of 110mW. The automatic preliminary design predicted an efficiency of 86.2% for the Class E amplifier using the NE02135 model.

3.1.2 1.5GHz Amplifier Device

The device used for the 1.5GHz amplifier is the Fujitsu MESFET FLC151XP (see Figure 3.5). A Fujitsu MESFET was chosen above other devices for the simple reason that when wirebonding is attempted on some MESFETs, the gold plating on the contact pads tend to pop off. Fujitsu devices, however, have a reputation for remaining intact. The FLC151XP was picked because it was the Fujitsu device that functioned at the desired frequency of 1.5GHz.

Figure 3.5
FLC151XP DEVICE

Figure 3.6
FLC151XP IN JIG

Determining the saturation voltage for the FLC151XP was easy. According to Dr. Nathan Sokal [23], the saturation voltage of a FET is simply 0V. As such, the battery representing the saturation offset voltage can be removed from the model of the FLC151XP.

The FLC151XP does not appear in the Libra MESFET library so the device IV characteristics and S-parameters had to be measured. The devices, being chips with no casing requires some method of holding the device for measurement. A very simple jig (see Figure 3.6) was used for the measurement of the device. A 10mil piece of duroid placed on a brass block had gold plated copper 50 Ω lines etched onto it. A groove wide enough for the device to fit inside of it was cut through the duroid to the ground plane. A small block of kovar was used to connect the device ground plan and the jig ground plane and to raise the device to the same level as the microstrip lines used to feed it. The MESFET was wirebonded to the jig such that the source was grounded, the gate was the input and the drain was the output. The jig was epoxied onto a brass block for durability and as a mounting platform for the launchers. Two SMA launchers were used as an interface between the jig and the test equipment.

The original set of S-parameter measurements and current-voltage (IV) curves were obtained by using the CRC wafer prober software and setup. An HP8510 network analyser was used to drive and measure the jig. The first measurements made were the IV characteristics. From the resulting curves, the pinch off and active points

Figure 3.7
 DETERMINATION OF FLC151XP
 PINCHOFF BIAS POINT

Figure 3.8
 FLC151XP CURRENT-VOLTAGE
 CHARACTERISTICS

Figure 3.9
DETERMINATION OF
SATURATION BIAS POINT

DRAIN CURRENT vs. DRAIN-SOURCE VOLTAGE

Figure 3.10
DETERMINATION OF FLC151XP
HEPA MODEL R_{on}

that will turn the device OFF and ON (see Figures 3.7, 3.8, 3.9), respectively, were acquired. The ON bias point determined from the measured curves is $V_{gs}=-1.87V$, $V_{ds}=0.85V$, and $I_d=83.5mA$. The measured OFF bias is $V_{gs}=-3.2V$ and $V_{ds}=5V$. Once these bias points had been determined, the S-parameters of the device in the ON and OFF states were measured.

The S-parameters values were downloaded to a file for easy transfer to the SUN since the microwave simulation package, Libra, is found there. Libra S-parameter files are in the same format as the MMICAD file produced by the wafer prober using the MMICAD method of saving the file and therefore, the prober file can be used directly by Libra without any changes.

The modelling of the FLC151XP was done in a manner similar to that used to model the NE02135. The difference is the use of the S-parameter file instead of the MESFET library files. The S-parameters measured were the S-parameters of the entire jig, including the active device. The microstrip lines and the launchers on the jig were de-embedded from the S-parameters using Libra. The model of the device, produced after the Libra de-embedding, was

$$\begin{aligned} R_{s_o} &= 30.82282\Omega \\ C_o &= 6.010381pF \\ R_{\infty} &= 10.31781\Omega \\ L_q &= 0.001157nH \\ V_o &= 0V \end{aligned}$$

In order to fully represent the FLC151XP in HEPA, the turn-on and turn-off transition times of the device must be known. Fujitsu was contacted for these values since they were not included on the device characteristics sheet. Fujitsu was unable to

provide values, and as such the transition times were assumed to be 50ps which is just below the maximum time allowed by HEPA, 10% of the switching signal period.

Like the 20MHz amplifier design, the next step was to input the model values into HEPA and to do a transistor evaluation and a preliminary design. Given the fact that the maximum rated drain voltage of the FLC151XP is 10V, the maximum drain voltage of the circuit was set to 80% of that which is 8V. The saturation drain current is 600mA. Assuming a 45% efficiency, the maximum output power the Class E amplifier can produce is 0.212W. The frequency range of the amplifier would be 1.2GHz to 1.8GHz, given by Equation 3.3. While the transistor evaluation produced an answer, HEPA was unable to produce a preliminary design given the model of the device as determined through the measurement method described.

As a result, a second approach to measuring the device was undertaken. The R_{on} was determined from the IV curve provided in the specification sheets of the FLC151XP [36]. A line tangential to the curve corresponding to a $V_{gs} = 0V$ has a slope of the value of $1/R_{on}$ in the saturation region of the device characteristics (see Figure 3.10). In order to determine the remaining parameters of the model, the device's S_{22} value was measured at 1.5GHz using a network analyzer, and using Libra, the device was de-embedded from the jig and modelled in much the same way as previous attempts. The final model determined in this manner was:

$$\begin{aligned} R_{co} &= 49.65036\Omega \\ C_o &= 1.782590pF \\ R_{on} &= 1.6\Omega \\ L_g &= 8.986088nH \\ V_o &= 0V \end{aligned}$$

The large variations in the R_{on} and L_q values are representative of the fact that the first model was produced using all four S-parameters measured over the 1.485GHz to 1.515GHz frequency band while the second measurement used to determine the final model was simply S_{22} taken at 1.5GHz. Touchstone optimizations started at different values or with different limits also produced varied models for the same circuit. The R_{on} value of the second model was also read off the IV curves of the device and slight variations in the slope of the line used to determine R_{on} can change the value of the parameter.

Several attempts at modelling produced two models that HEPA rejected. A different approach was taken. Rather than attempting to come up with a different model, alterations indicated by the program were attempted. The Q values input into HEPA for the inductors and capacitors were increased and a preliminary design was produced by the program. HEPA's preliminary design predicted an amplifier efficiency of 37.8% using the FLC151XP model. These manipulations and their results are discussed in section 3.2.2.

3.2. Amplifier Design and Optimization

Once models for the devices have been obtained, HEPA may be used to produce a preliminary design and to optimize that design to achieve the maximum possible efficiency given the chosen devices. The following sections will describe the design and optimization of the 20MHz and 1.5GHz Class E amplifiers.

2 OF 2

PM-1 3 1/2"x4" PHOTOGRAPHIC MICROCOPY TARGET
NBS 1010a ANSI/ISO #2 EQUIVALENT

PRECISIONSM RESOLUTION TARGETS

3.2.1. Test Amplifier Design at 20MHz

In order to gain familiarity with the High Efficiency Power Amplifier software, HEPA-II Plus, as well as the design principles of a Class E amplifier, a test circuit was designed and built to run at 20MHz.

First, the device model was entered into HEPA and a preliminary design obtained from the program for a circuit layout that uses R_3 as the load (see Figure 3.11). R_3 was chosen as the load from the many configurations available through HEPA-II Plus because the R_3 configuration is very similar to the Class E amplifier configuration described in the Class E amplifier section of this thesis. The difference between the two amplifiers is the addition of a parallel-tuned circuit between the series-tuned circuit and the load in the R_3 configuration. This parallel-tuned circuit is used to remove any harmonics left in the signal after passing through the series-tuned circuit. In the HEPA design, the parallel-tuned circuit is initially designed so that it has little effect on the circuit. The requirement of the parallel-tuned circuit is dependent upon the effectiveness of the series-tuned circuit at removing the harmonics from the signal. Simply multiplying the HEPA produced C_3 by 100 and dividing HEPA's L_3 by 100 produces a filter, tuned to the fundamental frequency, that will remove unwanted harmonics.

In order to produce a preliminary design, HEPA requires the DC voltage to be used for the circuit. According to the NE02135 specification sheet [35], the maximum collector to base voltage the device will tolerate is 25V. To ensure the device is not driven to hard, the collector-base voltage maximum for the Class E amplifier was

Figure 3.11
**CLASS E AMPLIFIER
 CONFIGURATION USING
 R_3 AS A LOAD**

set to 20V. Assuming the base voltage was -1V, the maximum collector voltage was 19V. Using equation 2.63, the DC voltage of the circuit is determined to be 5.4V.

For the preliminary design function, HEPA also requires the Q values of the capacitors and inductors. The capacitors were assigned Q values of 600 and the inductors values of 200 [33]. The maximum power output of the circuit was determined, using equation 3.4, to be 0.11W. The preliminary design produced by this had a collector efficiency of 53.254%. The circuit produced by HEPA was the following:

$C_1 = 17.625\text{pF}$	$Q = 600$
$L_1 = 79.697\mu\text{H}$	$Q = 200$
$C_2 = 55.412\text{pF}$	$Q = 600$
$L_2 = 4.2179\mu\text{H}$	$Q = 200$
$C_3 = 0.25501\text{pF}$	$Q = 600$
$L_3 = 254.73\mu\text{H}$	$Q = 200$
$R_L = 92.139\Omega$	

HEPA's built in optimization was used to increase the overall efficiency of the circuit.

Some of the values of capacitance, resistance and inductance required for the final design were not available. The values were either created by placing several elements in parallel or series or the next closest value was utilized. The inductors used were all adjustable inductors which should allow for a slight amount of tunability in the circuit. The actual circuit built for testing was:

$C_1 = 20\text{pF}$	$Q = 600$
$L_1 = 28\mu\text{H}$	$Q = 200$
$C_2 = 202\text{pF}$	$Q = 600$
$L_2 = 1.5\mu\text{H}$	$Q = 200$
$C_3 = 2\text{pF}$	$Q = 600$
$L_3 = 280\text{nH}$	$Q = 200$
$R_L = 100\Omega$	

The collector efficiency determined for this circuit is 82.954%.

3.2.2. Final Amplifier Design at 1.5GHz

The purpose of this thesis is to attempt to design and build a Class E amplifier that functions at 1.5GHz using the HEPA-II Plus program provided. The following sections will describe the steps taken in the design of the final circuit.

Once the final model for the Fujitsu MESFET FLC151XP was obtained, the values were input into HEPA. The initial values prompted a comment from the program that it was unable to produce an amplifier given the specific values entered. The quality factors of the capacitors and inductors to be placed in the circuit were increased to 3000 and 300 respectively. These quality factors, though unrealistic, were the change required by the program to produce a preliminary design. This design was optimized and the following design was obtained:

$$\begin{array}{ll} C_1 = 1.2969\text{pF} & L_1 = 5.6778\text{nH} \\ C_2 = 0.74422\text{pF} & L_2 = 9.4902\text{nH} \\ C_3 = 1.0903\text{pF} & L_3 = 221.1\text{nH} \\ R_L = 5.509\Omega & \end{array}$$

The efficiency of this Class E amplifier is 52.748%. The only obstacle is the fact that most of the values determined by the program were not available as chips but values very close to these were available. The major problem with this design is the use of the extremely optimistic inductor and capacitor Q values of 300 and 3000. These values were really chosen in the first place because HEPA would not produce a preliminary design unless the Q values were that high. The following were the capacitor and inductor values available and their Q values.

$C_1 = 1.3\text{pF}$	$Q = 180$
$L_1 = 4\text{nH}$	$Q = 60$
$C_2 = 0.8\text{pF}$	$Q = 225$
$L_2 = 8\text{nH}$	$Q = 50$
$C_3 = 1.1\text{pF}$	$Q = 200$
$L_3 = 220\text{nH}$	$Q = 28$
$R_L = 10\Omega$	

Such changes in the ideal value of capacitances and inductances will of course alter the efficiency of the overall amplifier. The efficiency that results from these large decreases in Q as well as the minor changes in the actual device values is 15.806%. A higher efficiency is no doubt necessary. HEPA was used to optimize the amplifier given the new Q factors. Optimization and alterations due to available values were repeated several times and the final design obtained using HEPA is

$C_1 = 0.6\text{pF}$	$Q = 250$
$L_1 = 330\text{nH}$	$Q = 28$
$C_2 = 0.6\text{pF}$	$Q = 250$
$L_2 = 8\text{nH}$	$Q = 50$
$C_3 = 0.8\text{pF}$	$Q = 225$
$L_3 = 220\text{nH}$	$Q = 28$
$R_L = 36\Omega$	

The DC voltage used for this circuit was 2.8V. The efficiency of this amplifier is 44.061% for the collector output.

3.3 Layout and Fabrication

Having designed and optimized the amplifiers, the next step is to fabricate the circuit so that they may be tested for verification. The following sections describe the methods of laying out the circuits and their fabrication.

3.3.1 20MHz Amplifier Layout and Fabrication

The final 20MHz HEPA-II generated designs were built on an alumina substrate. Both the top and ground plans were built using copper traces.

The layout of the top and ground planes were done using the circuit layout program dw2000. dw2000 is a menu driven program that allows the user to layout several different layers of circuit boards. The layout of the 20MHz amplifier using dw2000 is shown in Figure 3.12. The holes in the ground plane were for installation of the boxy tunable inductors. The space around the pin holes that contains no ground plane were placed there to ensure that the inductor pins that were not supposed to be grounded were not grounded. All of the elements were measured to ensure proper spacing between the traces. While the capacitors and resistors used are commonly available, the tunable boxy inductors #9050, 9054, 9057 were from Bell Industry J.W. Miller Division.

The layout file produced using dw2000 was converted to a Gerber format file. Once converted, the file was delivered to CRC's onsite photo lab which verified the layouts and then sent them to a local photo lab to have the glass masks of the circuit layouts produced. Once the masks were returned to CRC, they were used to etch the circuit layout onto the alumina substrate. The resulting circuit board contained the tracks to which the individual devices in the circuit were soldered. Once holes had been drilled and the individual elements had been soldered onto the circuit board, the circuit was ready to be tested.

Figure 3.12
dw2000 LAYOUT FOR 20MHz AMPLIFIER

Figure 3.13
ICED LAYOUT FOR 1.5GHz AMPLIFIER

3.3.2 1.5GHz Amplifier Layout and Fabrication

The type of substrate used for the circuit was determined by the choice of substrate used for the current-voltage characteristics and S-parameter measurements of the device for the modelling. Since the S-parameters of the Fujitsu FLC151XP were measured on a duroid substrate, the actual circuit must also be built on a duroid substrate. Changing the substrate would change the S-parameters of the device and therefore invalidate the device model used for the Class E amplifier design.

The inductors to be used in the design were Coilcraft's inductors and are 0.095" X 0.110". The capacitors were the ATC 100 series chip capacitors with the dimensions of 55X55X55 thousands of an inch. The load resistance used was 36 Ω (RP0303GA-36R0JN91 or RP0303CB-36R0JN91). The FLC151XP's dimensions are 44X26 thousands of an inch. The dimensions of the MESFET and inductors were obtained from the specification sheets for the devices. The capacitors and the resistor dimensions were obtained by measuring the actual devices using a microscope.

Using these values for the dimensions of the devices, dw2000 was once again used to layout the board for the circuit. Linecalc was used to determine that the width of 50 Ω lines on a 25mil thick 2.2 ϵ_r duroid is 77.05mil. Since the size of the circuit and the layout area permitted it, two versions of the same layout were put on the same mask. The type of probe to be used for testing was not initially known so one version of the circuit allowed for probing with a 50 Ω probe and the other with an infinite impedance probe. The 50 Ω probe circuit included high impedance lines with 2.2k Ω

resistors at the two probe points (see Figure 3.13). Minor alterations were performed on the layout using ICED before the final layout configuration was converted to a Gerber file, verified and sent for a glass mask to be created.

The only 25mil duroid with an $\epsilon_r = 2.2$ available had an aluminum ground plane. Although the characteristics of the duroid itself are not affected by the use of aluminum instead of copper, aluminum posed a problem in the assembly of the circuit. Wirebonding could not be done onto aluminum. The aluminum can not even be plated with gold since the process required to gold plate aluminum electroplates the metal and results in the formation of aluminum oxide between the aluminum and gold which impedes transmission. The only manner in which anything could be attached to aluminum was by epoxy. The possible solutions were epoxying the wirebonds directly onto the aluminum or epoxying a kovar shim onto the aluminum and wirebonding to the shim.

Once it was determined that the aluminum backed duroid was usable, a sheet of the duroid was sent to the model shop in order to have 1" squares milled from the sheet. When the glass mask and the duroid squares were received, they were sent to the fabrication lab in order to have the microstrip pattern etched into the copper coating the substrates. Once the etching was done, the substrates were returned to the model shop to have the squares cleaned by milling the edges off and to have the grooves for the active device and the connections to the ground plane milled into the substrate. A brass block had holes drilled into it for the launchers and this block and the grooved substrates were returned to the fabrication lab for the final step in the circuit fabrication, installation of the individual active and passive devices. The ground plane connection

problem was solved by epoxying a comb shaped piece of kovar to the ground plane and the ground strip on the circuit. The comb was epoxied such that the teeth were epoxied onto the copper trace on the circuit and the solid portion was epoxied to the ground plane.

Chapter 4

4. Testing, Results, Problems and Possible Solutions

The following chapter will present the measured results of the amplifiers and the methods of measuring them as well as any problems encountered in the testing of the devices. Problems with the circuit designs and their performance will also be discussed.

4.1 Testing and Results

The testing of the two amplifiers designed for this thesis are described in the next few sections. The results will also be analyzed and any changes in the circuit that would increase the performance of the circuit will be mentioned.

4.1.1 20MHz Amplifier Performance

Testing the 20MHz Class E amplifier design required a function generator that can produce a 20MHz squarewave. Several attempts were made to produce a squarewave. The first circuit attempted was a simple diode clipper (see Figure 4.1) whose waveform did not resemble a squarewave at all. A crystal oscillator was attempted but that too produced an unacceptable output. A third design attempted used a limiting amplifier (see Figure 4.2). Although the waveform was far from perfect, the waveform

Figure 4.1
DIODE CLIPPER

Figure 4.2
LIMITING AMPLIFIER SETUP USED TO
FEED FIRST 20MHz AMPLIFIER

Figure 4.3
LIMITING AMPLIFIER
DRIVER OUTPUT

Figure 4.4
DRIVER FOR SECOND
20MHz AMPLIFIER

was as close to the desired squarewave as obtainable. A DC offset was added to the circuit and the final input waveform is shown in Figure 4.3.

An easier way of driving the Class E amplifier is to use a pulse generator. In order to design the driver, the base current must be known. In the case of the NE02135, the base current is 1/10 of the collector current. For this circuit, the base current desired is 7mA. The PM 5770 Pulse Generator used in the measurements produces a signal with amplitudes of 3.4V and -2V. To obtain the desired 1V input, the driver shown in Figure 4.4 was used. The first transistor in the driver is used as a diode to clip the signal. The waveform output by this driver is shown in Figure 4.5.

The waveforms output by the 20MHz amplifier were the desired waveforms (see Figure 4.6). The DC power input into the circuit was 108mW, the power measured at the collector was 38.0189mW and at the load, 19.588mW. Given these values, the collector efficiency of the amplifier is 35.2% and the overall efficiency is 34.93%. Although the amplifier did produce the desired output signal, the efficiency of the circuit was far below the 83% determined by HEPA. The device also switches when the collector voltage still has a value of 7V. The desired switching voltage would be 0V. The improper switching time can be seen in the second much smaller bump in the collector voltage. This indicates that the value of C_1 needs to be increased and the fact that the waveform actually descends below 0V can be rectified by increasing the load resistance of the circuit.

The transition times are also a big factor in the decrease in efficiency of the circuit. The NE02135 has transition times of 0.50ns. However, the waveform used

Figure 4.5
OUTPUT SIGNAL FOR DRIVER

Figure 4.6
COLLECTOR AND LOAD VOLTAGE
WAVEFORMS FOR 20MHz AMPLIFIER

to drive the amplifier (see Figure 4.5) had a turn-on time of 6.25ns and a turn-off time of 65ns. Had the transition times been below those of the device, they would have had no affect on the circuit yet since they were greater than the device transition times, they decrease the efficiency of the designed Class E amplifier.

4.1.2 1.5GHz Amplifier Performance

Testing the 1.5GHz amplifier was not as simple as testing the 20MHz amplifier. The most glaring problem is the inability to produce the 1.5GHz squarewave required to drive the amplifier. Testing was therefore done using a 1.5GHz sinusoid instead of the required squarewave. Two separate test setups were required for the 1.5GHz amplifier testing. The setup used to obtain the power measurements found in Appendix A is shown in Figure 4.7 and the time domain measurement setup is shown in Figure 4.8.

The use of a sinewave greatly affects the transition time on the driving waveform. This increase in transition time will greatly decrease the efficiency of the overall circuit. Since the input signal used to drive the circuit was not the desired signal shape, the output signals measured for the 1.5GHz amplifier were not the expected waveforms. All the output signals were sinewaves which is to be expected since the input waveform was a 1.5GHz sinewave (see Figure 4.9). At the higher input powers, amplitude modulation was observed but this modulation can be removed by altering the parallel-tuned filter such that it acts as a harmonics filter. The major problem with the input signal is the fact that the desired voltage swing of +0.4V to -4V was not achieved.

Figure 4.7
POWER MEASUREMENT SETUP

Figure 4.8
TIME DOMAIN MEASUREMENT SETUP

Figure 4.9
1.5GHz AMPLIFIER WAVEFORMS

A maximum voltage of 0.4V was desired to ensure that the device did actually enter the saturation state. The choice of -4V was made although the pinchoff voltage was measured to be -3.2V because the minimum value for the pinchoff voltage, according to the specifications sheet [36], is -3.5V. To ensure that the device is indeed in cutoff, the value was set below -3.5V. Since the saturation value is never achieved, the amplifier was driven more as a Class C amplifier. These types of amplifiers produce much smaller efficiencies than Class E amplifiers so an efficiency of less than 44% is expected from the circuit. The very large transition times that result from the use of a sinewave input will also decrease the expected efficiency of the amplifier.

The efficiency of the amplifier is determined using the power measurements of the amplifier. The DC power input into the amplifier was 336mW while the collector power measured at 1.5GHz was 64.57mW and the power at the load was 64.57mW. The power input to drive the circuit was 40.74mW. Using these values, the collector efficiency of the designed 1.5GHz Class E amplifier was 19.2% and the overall efficiency was 17.14%. These efficiencies are far below the theoretical 44%.

4.2 Problems and Possible Solutions

Problems in the design and testing of the two amplifiers will be discussed, along with possible solutions, in the next few sections of this chapter.

4.2.1

Problems with the 20MHz Design and Possible Solutions

The most glaring problem with the 20MHz design is the low efficiency obtained compared to the efficiency predicted by HEPA. The program predicted an efficiency of approximately 83% while the practically measured efficiency was only approximately 35%. A possible reason for this discrepancy is that the Q of the circuit was lower than had been expected. Although the Q values for the inductors were not readily available, they were estimated to be 200. The actual Q values of the devices must be far lower than this estimated value. Either using inductors with higher Q factors or determining the actual Q values of the inductors to be used and reoptimizing the Class E amplifier given these new values should produce a more efficient Class E amplifier with a practical efficiency far closer to the theoretical efficiency predicted by HEPA.

The decrease in efficiency is also a result of the switching of the device while the voltage at the collector was 7V, when ideally, the voltage should have been 0V or at least a maximum value of $V_{ce(sat)}$ at that point. As demonstrated in the Figure 2.21 of this thesis, by simply manipulating the values of specific capacitors, inductors or the load itself, this problem can be rectified. In this case, decreasing the value of C_1 to the right value should change the switching voltage to 0V and not the 7V received from the circuit in its present state.

Transition times of the input signal used to drive the Class E amplifier is very important. Ideally these transitions should be instantaneous. Realistically, these transitions can not occur. The best estimation of this instantaneous transition would be to ensure that the waveform transition time is less than the transition time of the device.

The transition time of the NE02135 is 0.50ns whereas the transition time of the input waveform was greater than 6.0ns. The transition time greater than the device transition time results in a decrease in efficiency. Developing an input waveform with a smaller transition time would increase the efficiency of the amplifier.

4.2.2 Problems with the 1.5GHz Design and Possible Solutions

The most important problem with the 1.5GHz Class E amplifier is the inability to produce a proper driving waveform. Using a sinewave results in the amplifier being driven as a Class C amplifier for a large portion of the time where the transistor is not in cutoff. As such, the amplifier tested is in reality, a Class CE amplifier.

As indicated in the 20MHz problems section, transition times are very important in achieving a Class E amplifier. Using a sinewave as input greatly affects the transition time of the input waveform. The only way to achieve a very small transition time is to use a sinewave with a very large amplitude. This results in a great waste of power since the majority of the voltage used was not required had the waveform been a squarewave. Since high amplitudes could not be achieved for the 1.5GHz input waveform, the transition times are large compared to the transition time of the device. This large discrepancy resulted in a very large decrease in efficiency and the functioning of the amplifier as a Class C or CE amplifier as opposed to the desired Class E amplifier.

Another problem that must be addressed has implications in the design of the amplifier as opposed to the testing or running of the circuit. The model that HEPA-II

Figure 4.10
FLC151XP OFF MODEL

Another problem that must be addressed has implications in the design of the amplifier as opposed to the testing or running of the circuit. The model that HEPA-II Plus utilizes to represent the active device in design calculations is far too simplistic for microwave devices used at RF frequencies. At lower frequencies, the size of the device is so small compared to the wavelength that any variations in the waveform due to travelling through the device can be ignored. As the frequency of operation is increased, the size of a wavelength decreases and as such, the effects of travelling through the active device become more apparent and affect the output of the device. HEPA-II Plus is designed for use at lower frequencies and as such, the model used does not represent the parasitics and microwave effects of the device accurately enough. This inaccuracy can be seen in the fact that, at 1.5GHZ, the model of the device only represents the device accurately at one specific frequency and varies widely even within the bandwidth determined for the circuit (see Figure 4.10).

Chapter 5

5. Conclusion and Future Work

In the amplifier designs undertaken, the first step was to choose a device. The devices were chosen with availability and manufacturing constraints in mind. As such, future designs could be improved by choosing devices with better switching characteristics. For the 20MHz amplifier design, the device model was obtained using the Libra library representation of the device with the package parasitics added to it. The 1.5GHz device was modelled using measurements on the device and the current-voltage characteristics.

For both amplifiers, the device models, calculated power output and supply voltage were input into HEPA along with the transition times of the devices. The transition times for the 20MHz device was obtained directly from the device manufacturer. For the 1.5GHz device, the transition times were estimated to be the maximum allowable time, according to HEPA. All of these values were used to produce two preliminary amplifier designs. These designs were optimized and the final element values were varied such that they could be obtained given standard component values.

Both amplifiers were built and tested. While Class E operation of the 1.5GHz amplifier could not be verified because of the lack of a valid input signal, the 20MHz squarewave was produced to drive the lower frequency amplifier. The efficiency

of the 20MHz amplifier was below the expected value but this variance can be fixed by varying certain component values in the load.

The future work that stems from this thesis is varied. This work deals with the method of driving the circuit, the upgrades to the program used to design the circuit and further considerations in the layout and design of the circuit.

The method of driving the 1.5GHz amplifier is unacceptable for a Class E amplifier. A sinusoid does not provide the proper quick transition times required to run an amplifier in the Class E mode. The amplifier resulting from using a sinusoid as a driving waveform is, at best, a Class CE amplifier and possibly a simple Class C amplifier. Designing a method of driving the amplifier using a 1.5GHz squarewave with the proper voltage swing and amplitudes is the next step in the design of this amplifier.

As has been stated at several points throughout this thesis, the model of the device used in HEPA-II Plus is far too simplistic for use at microwave frequencies. A more realistic model of the devices could be incorporated into the program. Upgrading the model would result in more accurate designs at higher frequencies.

Ensuring that the input of the device is matched would possibly increase the efficiency of the amplifier since none of the signal used to drive the circuit would be reflected at the input and thus a greater portion of the power output by the generator would reach the load of the amplifier. Also, a thinner dielectric would result in thinner 50 Ω lines and thus less interference between radiation fields of adjacent lines since they will be further apart.

Once the other changes have been performed, the amplifier could be designed as a MHMIC followed by a MMIC version of the circuit. This would reduce the size of the amplifier considerably.

A method of viewing the current waveforms of the amplifier would aid in determining whether or not the amplifier was a Class E amplifier. The amount of time during which both current and voltage across the active device have nonzero values helps to determine whether or not the amplifier is a Class E amplifier. A Class E amplifier requires the minimum possible intersecting between the nonzero current and the nonzero voltage times. Being able to verify this intersection would help determine the status of the Class E amplifier.

Of the future work mentioned, the most important for 1.5GHz Class E amplifiers is the creation of a method of driving the circuit. Without a proper driver, the Class E amplifier predicted efficiency may never be reached.

The microwave stub load amplifier described in [31] produced a 0.5W output with 72% efficiency. The calculated output power for the 1.5GHz amplifier is therefore a realistic value since the transistor could not produce an amplifier with an efficiency of greater than 44%, given the HEPA model. Use of a device designed specifically for switching should produce an efficiency closer to the 72% of [31].

6. References

1. R. Allison, "Silicon Bipolar Microwave Transistors", IEEE Transactions on Microwave Theory and Techniques, Vol MTT-27, No 5, pp. 415-422, May 1979
2. J.V. Diloranzo, W.R. Wisseman, "GaAs Power MESFET's: Design, Fabrication, and Performance", IEEE Transactions on Microwave Theory and Techniques, Vol MTT-27, No 5, pp. 367-378, May 1979
3. S.L.G. Chu, J. Huang, W. Struble, G. Jackson, N. Pan, M.J. Schindler, Y. Tajima, "A Highly Linear MESFET", IEEE MTT-S International Microwave Symposium Digest, p. 725-728, 1991
4. C.A. Liechti, "Microwave Field-Effect Transistors - 1976", IEEE Transactions on Microwave Theory and Techniques, Vol MTT-24, No 6, pp. 415-422, June 1976
5. A. Fathimulla, J. Abrhams, T. Loughran, H. Hier, "High-Performance InAlAs/InGaAs HEMT's and MESFET's", IEEE Electron Device Letters, Vol 9, No 7, pp. 328-330, July 1988
6. M.E. Kim, A.K. Oki, G.M. Gorman, D.K. Umemoto, J.B. Camou, "GaAs Heterojunction Bipolar Transistor Device and IC Technology for High-Performance Analog and Microwave Applications", IEEE Transactions on Microwave Theory and Techniques, Vol 37, No 9, pp. 1286-1303, September 1989
7. H. Kroemer, "Heterostructure Bipolar Transistor and Integrated Circuits", Proceedings of the IEEE, Vol 70, No 1, pp. 13-25, January 1982
8. C.S. Kyono, P. Cheung, C.J. Pinzone, N.D. Gerrard, T. Bustami, C.M. Maziar, D.P. Neikirk, R.D. Dupuis, "High-gain, High-speed InGaAs/InP Heterostructure Bipolar Transistors", International Electron Device Meeting (IEEE Electron Devices), pp. 677-680, 1990
9. H. Sato, J.C. Vlcek, C.G. Fonstad, B. Meskoob, S. Prasad, "InGaAs/InAlAs/InP Collector-Up Microwave heterostructure Bipolar Transistors", IEEE Electron Device Letters, Vol 11, No 10, pp. 457-459, October 1990
10. H. Morkoc, P.H. Solomon, "The HEMT: a superfast transistor", IEEE Spectrum, pp. 28-35, February 1984

11. K. Park, K.D. Kwack, "A Model for the Current-Voltage Characteristics of MODFET's", IEEE Transactions on Electron Devices, Vol ED-33, No 5, pp. 673-676, May 1986
12. T.J. Drummond, H. Morkoc, K. Lee, M. Shur, "Model for Modulation Doped Field Effect Transistors", IEEE Transactions on Electron Device Letters, Vol EDL-3, No 11, pp. 338-341, November 1982
13. K. Hosogi, T. Katoh, H. Matsuoka, H. Minami, K. Kosaki, K. Nagahama, K. Nishitani, M. Otsubo, "Low Noise HEMTs with Multi-feed Gate Configurations", IEEE MTT-S International Microwave Symposium Digest, pp. 1279-1282, 1991
14. K. Ohmuro, H.I. Fujishiro, M. Itoh, H. Nakamura, S. Nishi, "Enhancement-mode Pseudomorphic Inverted HEMT for Low Noise Amplifier", IEEE MTT-S International Microwave Symposium Digest, pp. 709-712, 1991
15. J.C. Huang, G. Jackson, S. Shanfield, W. Hoke, P. Lyman, D. Atwood, P. Salidas, M. Schindler, Y. Tajima, A. Platzker, K. Masse, H. Statz, "An AlGaAs/InGaAs Pseudomorphic High Electron Mobility Transistor (PHEMT) for X- and Ku-Band Power Applications", IEEE MTT-S International Microwave Symposium Digest, pp. 713-716, 1991
16. P.M. Smith, D.W. Ferguson, W.F. Kopp, P.C. Chao, W. Hu, P. Ho, J.M. Ballingall, "A High Power, High Efficiency Millimeter-wave Pseudomorphic HEMT", IEEE MTT-S International Microwave Symposium Digest, pp. 717-720, 1991
17. M. Matloubian, L.D. Nguyen, A.S. Brown, L.E. Larson, M.A. Melendes, M.A. Thompson, "High Power and Efficiency AlInAs/GaInAs on InP HEMTs", IEEE MTT-S International Microwave Symposium Digest, pp. 77, 1991
18. M. Kao, P.M. Smith, P. Ho, P. Chao, K.H.G. Duh, A.A. Jabra, J.M. Ballingall, "Very High Power-Added Efficiency and Low Noise 0.15 μ m Gate-Length Pseudomorphic HEMT's", IEEE Electron Device Letters, Vol 10, No 12, pp. 580-582, December 1989
19. A. Fathimulla, J. Abrhams, T. Loughran, H. Hier, "High-Performance InAlAs/InGaAs HEMT's and MESFET's", IEEE Electron Device Letters, Vol 9, No 7, pp. 328-330, July 1988

20. Herbert L. Krauss, Charles W. Bostian, Frederick H. Raab; "Solid State Radio Engineering"; pp.348, 352-371, 394-401, 403-412, 433-454, 472-475, 454-468, 472-473, 476
21. "User Manual: Class E RF Power Amplifier Demonstrator, Model E10-3"; Design Automation, Inc.; Revision C, January, 1981
22. Adel S. Sedra, Kenneth C. Smith; "Microelectronic Circuits"; Second edition; 1987, pp. 851
23. HEPA-PLUS User Manual; Design Automation, Inc.; Lexington Massachusetts; 1990
24. B.D. Geller, P.E. Goettle; "Quasi-monolithic 4GHz Power Amplifiers with 65% Power-added Efficiency"; IEEE MTT-S International Microwave Symposium Digest, pp. 835-838, 1988
25. Kim MacDonald; "Review of Motherboard Methods"; report for DCS, CRC; 1992
26. Nathan O. Sokal; "Class E High-efficiency RF Power Amplifiers"; Presentation.
27. J.A.K. Everard, AJ King; "Broadband Power Efficiency Class E Amplifiers with a Non-linear CAD Model of the Active MOS Device"; Journal of the Institute of Electronic and Radio Engineers; Vol 57, No 2, March/April 87; pp 52-58
28. M.K. Kazimierzczuk, W.A. Tabisz; "Class C-E High-efficiency Tuned Power Amplifier"; IEEE Transactions on Circuits and Systems; Vol 36, Issue 3 March 89; pp 421-8
29. L.J. Kushner; "Output Performance of Idealized Microwave Power Amplifiers"; Microwave Journal; Vol 32, Issue 10, October 89; pp. 103-16
30. A. Algani, H. Wang, A Konczykowska; "Power-added Efficiency Optimisation of Microwave Transistor Amplifier"; Electronics Letters; Vol 25, Issue 8, 13 April 89; pp. 542-3
31. J.K.A Everard, A.J. Wilkinson; "Highly Efficient Class E Amplifiers"; IEE Colloquium on 'Solid-State Power Amplifiers'; Digest No. 191, 1991; pp 3/1-4
32. Nathan O. Sokal, Alan D. Sokal; "Class E - A New Class of High

-Efficiency Tuned Single-Ended Switching Power Amplifiers"; IEEE Journal of Solid-State Circuits; Vol SC-10, No 3; June 1975

- 33. Personal conversations with Nathan O. Sokal, 1993-1994**
- 34. Personal communications with California Eastern Laboratories**
- 35. NEC specification sheet**
- 36. Fujitsu product book**

Appendix A Power Measurements

I_{DC}	P_{gen}	P_{in}			P_c			P_o		
mA	dBm	dBm			dBm			dBm		
		26dB atten			26dB atten			26dB atten		
		1.5 GHz	3 GHz	4.5 GHz	1.5 GHz	3 GHz	4.5 GHz	1.5 GHz	3 GHz	4.5 GHz
80	0	-27.6	-64	-66	-24.6	-62	-66	-24.9	-65	-67
80	1	-26.6	-63	-66	-24.2	-65	-66	-23.8	-65	-67
82	2	-25.2	-65	-66	-22.9	-60	-66	-22.8	-65	-67
82	3	-24.3	-63	-66	-22.0	-59	-66	-21.9	-65	-67
82	4	-23.1	-62	-66	-20.9	-57	-66	-20.8	-64	-67
82	5	-21.7	-61	-66	-19.9	-56	-66	-19.9	-63	-67
90	6	-21.5	-60	-66	-19.1	-54	-66	-19.1	-63	-67
90	7	-20.9	-58	-66	-17.6	-52	-66	-17.9	-62	-67
92	8	-20.0	-56	-66	-16.9	-50	-64	-17.0	-61	-67
95	9	-18.3	-55	-64	-15.4	-47	-61	-15.8	-58	-67
95	10	-17.7	-55	-65	-14.8	-45	-59	-14.8	-56	-67
95	11	-17.0	-51	-63	-14.2	-42	-56	-14.1	-54	-66
97	12	-16.0	-50	-62	-13.3	-40	-54	-13.4	-52	-67
98	13	-15.2	-48	-59	-12.0	-36	-53	-12.2	-49	-66
99	14	-13.6	-44	-56	-10.9	-34	-47	-11.5	-47	-66
100	15	-13.0	-43	-57	-10.5	-31	-45	-10.5	-44	-66
102	16	-12.2	-38	-51	-9.5	-28	-43	-9.5	-41	-65
110	17	-11.5	-38	-48	-9.1	-29	-41	-9.0	-39	-66
120	18	-10.7	-34	-47	-8.4	-22	-37	-8.2	-36	-66
120	19	-9.9	-32.5	-48	-7.9	-21	-37	-7.9	-36	-64

P _{DC}	P _a			P _c			P _e		
mW	mW	x10 ⁻⁴ mW		mW	x10 ⁻⁴ mW		mW	x10 ⁻⁴ mW	
	1.5 GHz	3 GHz	4.5 GHz	1.5 GHz	3 GHz	4.5 GHz	1.5 GHz	3 GHz	4.5 GHz
224	0.692	1.583	1	1.38	2.51	1	1.288	1.259	0.8
224	0.871	1.995	1	1.514	1.259	1	1.66	1.259	0.8
229.6	1.202	1.259	1	2.042	3.981	1	2.089	1.259	0.8
229.6	1.479	1.995	1	2.512	5.012	1	2.570	1.259	0.8
229.6	1.950	2.512	1	3.236	7.943	1	3.311	1.585	0.8
229.6	2.692	3.162	1	4.074	10	1	4.074	1.995	0.8
252	2.818	3.981	1	4.898	15.85	1	4.898	1.995	0.8
252	3.236	6.31	1	6.918	25.12	1	6.457	2.512	0.8
257.6	3.981	10	1	8.128	39.81	1.585	7.943	3.162	0.8
266	5.888	12.59	1.585	11.48	79.43	3.162	10.47	6.31	0.8
266	6.761	12.59	1.259	13.18	126	5.012	13.18	10	0.8
266	7.943	31.62	1.995	15.14	251	10	15.49	15.85	1
271.6	10	39.81	2.512	18.62	398	15.85	18.2	25.12	0.8
274.4	12.02	63.1	5.012	25.12	1000	19.95	23.99	50.12	1
277.2	17.38	158.5	10	32.36	1580	79.43	28.18	79.43	1
280	19.95	199.5	7.943	35.48	3162	125.9	35.48	160	1
285.6	23.99	631	31.62	44.67	6310	199.5	44.67	316	1.3
308	28.18	631	63.1	48.98	5010	316.2	50.12	500	1
336	33.88	1580	79.43	57.54	25120	794.3	60.26	1000	1
336	40.74	2240	63.1	64.57	31620	794.3	64.57	1000	1.6

Appendix B

NE02135 Touchstone Model Files

! NE02135 IV curves

dim

freq MHz
cur mA

VAR

vces = 0.25 !s-param bias point (V)
ices = 4.5e-10 !s-param bias point (mA)
vcep = 0.89 !power bias point (V)
iccp = 61.25 !power bias point (mA)
ibcp = 0.750 !power bias point (mA)

lb = 0.3 !package base inductance (nH)
lc = 0.04 !pkg collector inductance (nH)
le = 0.15 !pkg emitter inductance (nH)
ccb = 0.15 !pkg collector-base capacitance (pF)
cce = 0.08 !pkg collector-emitter capacitance (pF)
cbe = 0.1 !pkg base-emitter capacitance (pF)

EQN

ropt = 2*(1000*vcep)/iccp

CRT

CAP C1 25 35 C=100 !DC blocking capacitor
IND L1 35 40 L=1000 !RF choke
ind_lb2 35 30 L*lb !package base inductance
cap_cc2 30 50 C*Ccb !pkg collector-base capacitance
ind_le2 5 0 L*le !pkg emitter inductance
cap_ce2 5 50 C*Cce !pkg collector-emitter capacitance
ind_lc2 50 55 L*lc !pkg collector inductance
cap_cb2 30 5 C*Cbe !pkg base-emitter capacitance
EESJT1_Q1 30 50 5 Vce=vces Ic=ices ne02100a.b35
IND L2 55 60 L=1000 !RF choke
CAP C2 55 70 C=100 !DC blocking capacitor
DEF2P 25 70 NE02100 !defines transistor as 2 port

SOURCE

NE02100 P_GEN 10 0 R=RES_RG P*PWR F*F1 !source
NE02100 RES_RG 10 20 R=50 !source impedance
NE02100 CS Ib 0 40 DC*ibcp !base current
NE02100 VS Vc 60 0 DC*vcep !collector voltage
NE02100 VS Vb 40 0 DC=0.7 !base voltage
NE02100 RES_RL 70 0 R*ropt !load impedance

dctr

dctr1 VS Vc
sweep 0 50 5
dctr2 VS Vb
sweep 0 1 0.05

FREQ

SWEEP 1 40 1 !for linear analysis

OUT

NE02100 I Ic eebjtl_q1.c gr1
NE02100 I Ic eebjtl_q1.c SCN

GRID

freq 1 40 1
dctr1 0 5.0 0.5

```

OUT  >>raster plotting
      GR1 errline=0    29  0  <>
                                <>

```

IC
NE02100

```

1=      2=      3=      4=GCur  5=PrtWn  6=PrtF1  7=Rast1  8=Rast2  9=      10=
1=Help  2=Exit  3=F1Tog  4=OuTog  5=Mark  6=ScDsp  7=Plot  8=Rast  9=      10=

```

```

OUT  >>raster plotting  >>
      GR3 errline=0      1  0  <>
                                <>

```

IC
NE02100

```

1=      2=      3=      4=GCur  5=PrtWn  6=PrtF1  7=Rast1  8=Rast2  9=      10=
1=Help  2=Exit  3=F1Tog  4=OuTog  5=Mark  6=ScDsp  7=Plot  8=Rast  9=      10=

```

```

OUT  >>raster plotting
      SC2 errline=0   13  0  <>
                                <>

```

□ S22
 NE02135
 + S22
 OFFMODEL

f1: 19.0000
 f2: 21.0000

.2 .5 1 2 =r

1= 2= 3= 4=GCur 5=PrtWn 6=PrtF1 7=Rast1 8=Rast2 9= 10=
 1=Help 2=Exit 3=F1Tog 4=OuTog 5=Mark 6=ScDsp 7=Plot 8=Rast 9= 10=

! NE02135 OFF model for HEPA-II Plus

dim freq MHz

VAR

vces = 2.99999995	!s-param bias point (V)
ices = 0.000001	!s-param bias point (mA)
Lb = 0.3	!package base inductance (nH)
Lc = 0.04	!collector inductance
Le = 0.15	!emitter inductance
Ccb = 0.15	!package collector-base capacitance
Cce = 0.08	!collector-emitter capacitance
Cbe = 0.1	!base-emitter capacitance (pF)
Ron = 7.739693	!model parallel on resistance
Rco # 0 172.52933 200	!model series resistance (ohms)
Lpar # 0 1 10	!model inductor
Cp # 0 0 0.876123 10	!model capacitance

CKT

ind_lbl	15	10	L ² Lb	!package base inductance
cap_ccl	10	20	C ² Ccb	!package collector-base capacitance
ind_lel	6	0	L ² Le	!emitter inductance
cap_ccl	6	20	C ² Cce	!collector-emitter capacitance
ind_lcl	20	25	L ² Lc	!collector inductance
cap_cbl	10	6	C ² Cbe	!base-emitter capacitance
EEBJT1	10	20	Vce~vces	Ic~ices ne02100a.b35
DEF2P	15	25	NE02135	!defines transistor as 2 port
res_rhi	140	150	r=1e9	!hi 1/p R so 2port viewed as 1port
cap_co	150	160	C ² Co	!model capacitance
res_rco	160	170	R ² Rco	!off model resistance
ind_lpa	170	0	L ² Lpar	!model inductance
defzp	140	150	OFFMODEL	!HEPA device off model

FREQ

SWEEP 19 21 0.1

OUT

NE02135 s22 sc2
offmodel s22 sc2

OPT

freq 19 21 0.1
OFFMODEL MODEL NE02135

! NE02135 ON model for HEPA-II Plus

din

freq MHz
cur mA

VAR

vces = 0.5
ices = 32.65
Lb = 0.1
Lc = 0.04
Le = 0.15
Ccb = 0.15
Cce = 0.08
Cbe = 0.1
Ron = 0 7.739693 1000
Lpar = 1
Co = 0.076123
Rco = 172.32933
!s-param bias point
!s-param bias point
!device package base inductance
!package collector inductance
!package emitter inductance
!package collector-base capacitance
!collector-emitter capacitance
!base-emitter capacitance
!model parallel on resistance (ohms)
!model inductance (nH)
!model capacitance (pF)
!model series resistance

CKT

ind_lbl 15 10 L*Lb !package base inductance
cap_ccl 10 20 C*Ccb !package collector-base capacitance
ind_lel 6 0 L*Le !emitter inductance
cap_cel 6 20 C*Cce !collector-emitter capacitance
ind_lcl 20 25 L*Lc !collector inductance
cap_cbl 10 6 C*Cbe !base-emitter capacitance
EEBJT1 10 20 6 Vce*vces Ic*ices ne02100a.b35
DEF2P 15 25 TRNE021 !defines transistor as 2 port
res_rhi 140 150 r = 1e9 !hi i/p R so 2port viewed as 1port
res_ron 150 170 R*Ron !parallel on resistance
cap_co 150 160 C*Co !model capacitance
res_rco 160 170 R*Rco !model series resistance
ind_lpa 170 0 L*Lpar !model inductance
def2p 140 150 ONMODEL !HEPA device on model

FREQ

SWEEP 19 21 0.1 !frequency bandwidth of the amplifier

OUT

trne021 s22 sc2
onmodel s22 sc2

OPT

freq 19 21
ONMODEL MODEL trne021

```

OUT  >>raster plotting      >>
      SC2 errline=0      23  0  <>
                                   <>

```

```

□ S22
  TRNE021
+ S22
  ONMODEL

```

```

f1: 19.0000
f2: 21.0000

```

```

.2      .5      1      2      =r

```

```

1=      2=      3=      4=GCur  5=PrtWn  6=PrtF1  7=Rast1  8=Rast2  9=      10=
1=Help  2=Exit  3=F1Tog  4=OuTog  5=Mark   6=ScDsp  7=Plot  8=Rast  9=      10=

```

Appendix C

FLC151XP Touchstone Model Files

! Fujitsu FLC151XP modelling for NEPA-II Plus

```

dim      freq      GHz
         lng      mm

VAR
  Ron = 1.6                                !model parallel on resistance
  Rco 0 0 49.65036 100                      !model series resistance (ohms)
  Lpar 0 0 8.986088 20                     !model inductance (nH)
  Co 0 0 1.782590 3                        !model capacitance (pF)

CKT
  msub      ex=2.2 h=0.254 t=0.035 rho=1 rgh=0 ! substrate definition
  tlinp      3 4      Z=50 L=14.5 K=1.0 A=0.0015 F=1
  alin      4 5      W=0.732 L=11.929
  ind      5 6      L=0.1176
  def2p      3 6      ipl      !input portion of gig, includes
                           !launcher, 50ohm line and wirebonds
  ind      7 8      L=0.12816
  alin      8 9      W=0.732 L=11.920
  tlinp      9 10     Z=50 L=14.5 K=1.0 A=0.0015 F=1
  def2p      7 10     opl      !output portion of gig, includes
                           !launcher, 50ohm line and wirebonds
  res_gig      1 2      r=21.1      !gig values as measured using
  cap_gig      2 3      c=5.42      !S-parameters and network analyzer
  def2p      1 3      gig
  gig      2 3
  neg2_in      2 1      ipl
  neg2_out      3 4      opl
  def2p      1 4      fuji      !device after de-embedding
  res_rhi      140 150      r=1e9      !hi 1/p R so 2port viewed as 1port
  cap_co      150 160      C=Co      !model capacitance
  res_rco      160 170      R=Rco      !off model resistance
  ind_lpa      170 0      L=Lpar      !model inductance
  def2p      140 150      OFFMODEL      !NEPA device off model

FREQ
  SWEEP 1.485 1.515 0.00025

OUT
  gig      s22 sc2
  fuji      s22 sc2
  offmodel s22 sc2

OPT
  freq 1.485 1.515 0.00025
  OFFMODEL MODEL fuji

```

```

OUi  >>raster plotting  >>
      SC2 errline=0      19  0  <>
                                   <>

```

```

□ S22
  GIG
+ S22
  FUJI
◇ S22
  OFFMODEL

```

```

f1: 1.48500
f2: 1.51500

```

```

.2      .5      1      2      =r

```

```

1=      2=      3=      4=GCur  5=PrtWn  6=PrtFi  7=Rast1  8=Rast2  9=      10=
1=Help  2=Exit  3=F1Tog  4=OuTog  5=Mark   6=ScDsp  7=Plot  8=Rast  9=      10=

```

```

OUT  >>raster plotting      >>
      SC1 errline=0    19  0  <>
                                   <>

```

□ S22
GIG

+ S22
FUJI

○ S22
OFFMODEL

f1: 1.48500
f2: 1.51500

1= 2= 3= 4=GCur 5=PrtWn 6=PrtF1 7=Rast1 8=Rast2 9= 10=
1=Help 2=Exit 3=F1Tog 4=OuTog 5=Mark 6=ScDsp 7=Plot 8=Rast 9= 10=

Appendix D

HEPA 20MHz Amplifier Design

```

High-Efficiency Power Amplifier PLUS (HEPA II+/WB)  Dec. 17, 1993 14:44
ne02135
      AUTOMATIC PRELIMINARY DESIGN Single-ended
Frequency range.....[Hz]:      Min.: 1.6E+07      Max.: 2.4E+07
Specify any two of the following three items:
  &Output power.....[watts]:      0.11
  DC supply voltage.....[volts]:      5.4
  *AC load resistance.....[ohms]:      92.139
Predicted efficiency.....[Pout/Pin]:      85.4 %
Specify as many of the following as you wish.
  Transistor turn-off & turn-on times, each..[sec]:      5E-10
  Transistor "on" resistance (Ron).....[ohms]:      7.7397
  Transistor output capacitance (Cout)....[farads]:      8.7612E-13
  Series resistance of Cout.....[ohms]:      172.53
  Transistor saturation offset voltage (Vo)[volts]:      0.1
  Unloaded Q of L1 at arithmetic mean frequency....      200
  Unloaded Q of L2 at arithmetic mean frequency....      200
  Unloaded Q of L3 at arithmetic mean frequency....      200
  Unloaded Q of C1 at arithmetic mean frequency....      600
  Unloaded Q of C2 at arithmetic mean frequency....      600
  Unloaded Q of C3 at arithmetic mean frequency....      600
*The program supplies a value for this input parameter, which you can change.
> ENTRY: ALPHANUM. CALC.: <PgDn> EXIT: <PgUp> ABORT: <ESC>|
SELECTING PARAMETER...

```

High-Efficiency Power Amplifier PLUS (HEPA II+/WB) Dec. 17, 1993 14:46
ne02135

ENTER CIRCUIT PARAMETERS and/or TITLE

Common-Source TRANSISTOR with diode		LOAD without filter	
Frequency (f).....[Hz]:	2E+07	Load location, R3 or R2?	R3
Duty ratio (D).....:	0.5	Load resistance..[ohms]:	92.139
"On" resistance...[ohms]:	7.7397	R3/Rload.....:	1
Vo[V]:0.1 Lq [H]:	1E-09	L3.....[henries]:	0.00025473
Transition times: turn-on, turn-off [s]		Qu:200 at freq:	2E+07
on:5E-10 off: 5E-10		C3.....[farads]:	2.5501E-13
Cout.....[farads]:	8.7612E-13	Qu:600 at freq:	1.9747E+07
Cout series resis.[ohms]:	172.53		

LOAD NETWORK, Single-ended		Single-ended	
DC supply (Vcc)..<[volts]:	5.4	C2.....[farads]:	5.5412E-11
L1.....[henries]:	7.9697E-05	Qu:600 at freq:	2E+07
Qu: 200 at freq:	2E+07	Network loaded Q or L2?	L2
Rdc.....[ohms]:	1.1182	L2.....[henries]:	4.2179E-06
C1.....[farads]:	1.7625E-11	Qu:200 at freq:	2E+07
Qu: 600 at freq:	2E+07	Network loaded Q.....:	3.1974
Lcl.....[henries]:	0		

..> ENTRY: ALPHANUM. COMPUTE: <PgDn> MAIN MENU: <ESC>|

SELECTING PARAMETER...

High-Efficiency Power Amplifier PLUS (HEPA II+/WB) Dec. 17, 1993 14:48
ne02135

EFFICIENCY, POWERS, and STRESSES
Single-ended

Collector/drain efficiency.....[Pout/Pin]	53.254%
Collector/drain inefficiency...[(Pin-Pout)/Pin]	46.746%
Overall efficiency.....[Pout/(Pin+Pid)]	0.500%
DC power input (Pin).....[watts]	0.033185
Input-drive power (Pid).....[watts]	3.5
Power output (Pout).....[watts]	0.017672
Power loss in L1.....[watts]	5.7637E-05
Power loss in L2.....[watts]	0.00050834
Power loss in C2.....[watts]	4.5911E-05
Resistive power loss of transistor & C1 [watts]	0.014208
Turn-off power loss of transistor.....[watts]	0.00017678
Turn-on power loss of transistor.....[watts]	0.00051515
Power loss in L3.....[watts]	2.5434E-07
Power loss in C3.....[watts]	8.6965E-08

Output voltage, current (at Rload) [V,A]:	1.2761	0.013849
Transistor peak voltages....[volts]:	normal 14.548	inverse -0.37576
Transistor peak currents..[amperes]:	normal 0.04726	inverse -0.061428

"DISPLAY RESULTS" MENU: <ESC>

DISPLAYING COMPUTED POWERS...

High-Efficiency Power Amplifier PLUS (HEPA II+/WB) April 11, 1994 21:19
NE02135

ENTER CIRCUIT PARAMETERS and/or TITLE

Common-Source TRANSISTOR with diode		LOAD without filter	
Frequency (f).....[Hz]:	2E+07	Load location, R3 or R2?	R2
Duty ratio (D).....:	0.5	Load resistance..[ohms]:	100
"On" resistance...[ohms]:	7.7397	R2/Rload.....:	1
Vo[V]:0.1	Lq [H]: 1E-09	L3.....[henries]:	2.8E-07
Transition times: turn-on, turn-off [s]		Qu:200	at freq: 2E+07
on:5E-09	off: 5E-09	C3.....[farads]:	2E-12
Cout.....[farads]:	8.7612E-13	Qu:600	at freq: 2E+07
Cout series resis.[ohms]:	172.52		
LOAD NETWORK, Single-ended			
DC supply (Vcc)..[volts]:	5.4	C2.....[farads]:	2.02E-10
L1.....[henries]:	2.8E-05	Qu:600	at freq: 2E+07
Qu: 200	at freq: 2E+07		
Rdc.....[ohms]:	12	Network loaded Q or L2?	L2
C1.....[farads]:	2E-11	L2.....[henries]:	1.5E-06
Qu: 600	at freq: 2E+07	Qu:200	at freq: 2E+07
Lcl.....[henries]:	0	Network loaded Q.....:	1.1496
..> ENTRY: ALPHANUM. COMPUTE: <PgDn>		MAIN MENU: <ESC>	

SELECTING PARAMETER...

High-Efficiency Power Amplifier PLUS (HEPA II+/WB) April 11, 1994
NE02135

EFFICIENCY, POWERS, and STRESSES
Single-ended

Collector/drain efficiency.....[Pout/Pin]	82.954%
Collector/drain inefficiency...[(Pin-Pout)/Pin]	17.046%
Overall efficiency.....[Pout/(Pin+Pid)]	1.858%
DC power input (Pin).....[watts]	0.080208
Input-drive power (Pid).....[watts]	3.5
Power output (Pout).....[watts]	0.066536
Power loss in L1.....[watts]	0.0026915
Power loss in L2.....[watts]	0.00062709
Power loss in C2.....[watts]	4.3686E-05
Resistive power loss of transistor & C1 [watts]	0.0057577
Turn-off power loss of transistor.....[watts]	0.0034352
Turn-on power loss of transistor.....[watts]	0.00097794
Power loss in L3.....[watts]	4.0905E-07
Power loss in C3.....[watts]	0.00013877
Output voltage, current (at Rload) [V,A]:	2.5795 0.025795
Transistor peak voltages...[volts]: normal	16.116 inverse -0.10243
Transistor peak currents..[amperes]: normal	0.049592 inverse -0.025817
"DISPLAY RESULTS" MENU: <ESC>	

DISPLAYING COMPUTED POWERS...

Appendix E HEPA 1.5GHz Amplifier Design

High-Efficiency Power Amplifier PLUS (HEPA II+/WB) April 11, 1994 20:46

AUTOMATIC PRELIMINARY DESIGN Single-ended

```

Frequency range.....[Hz]:      Min.: 1.2E+09      Max.: 1.8E+09
Specify any two of the following three items:
  *Output power.....[watts]:      0.098011
  &DC supply voltage.....[volts]:    2.8
  AC load resistance.....[ohms]:     22
Predicted efficiency.....[Pout/Pin]: 37.8 %
Specify as many of the following as you wish.
  Transistor turn-off & turn-on times, each..[sec]: 5E-11
  Transistor "on" resistance (Ron).....[ohms]:      1.6
  Transistor output capacitance (Cout)....[farads]: 1.7826E-12
  Series resistance of Cout.....[ohms]:      49.65
  Transistor saturation offset voltage (Vo)[volts]: 0
  Unloaded Q of L1 at arithmetic mean frequency.... 300
  Unloaded Q of L2 at arithmetic mean frequency.... 300
  Unloaded Q of L3 at arithmetic mean frequency.... 300
  Unloaded Q of C1 at arithmetic mean frequency.... 3000
  Unloaded Q of C2 at arithmetic mean frequency.... 3000
  Unloaded Q of C3 at arithmetic mean frequency.... 3000

```

*The program supplies a value for this input parameter, which you can change.

> ENTRY: ALPHANUM. CALC.: <PgDn> EXIT: <PgUp> ABORT: <ESC>|

SELECTING PARAMETER...

High-Efficiency Power Amplifier PLUS (HEPA II+/WB) April 11, 1994 20:47

ENTER CIRCUIT PARAMETERS and/or TITLE

Common-Source TRANSISTOR with diode		LOAD without filter	
Frequency (f).....[Hz]:	1.4811E+09	Load location, R3 or R2?	R3
Duty ratio (D).....:	0.5	Load resistance..[ohms]:	22
"On" resistance...[ohms]:	1.6	R3/Rload.....:	1
Vo[V]:0 Lq [H]: 0		L3.....[henries]:	8.1094E-07
Transition times: turn-on, turn-off [s]		Qu:300 at freq:	1.4811E+09
on:5E-11 off: 5E-11		C3.....[farads]:	1.424E-14
Cout.....[farads]:	1.7826E-12	Qu:3000 at freq:	1.4811E+09
Cout series resis.[ohms]:	49.65		
LOAD NETWORK, Single-ended			
DC supply (Vcc)..[volts]:	2.8	C2.....[farads]:	8.2397E-13
L1.....[henries]:	3.6509E-09	Qu:3000 at freq:	1.4811E+09
Qu: 300 at freq:	1.4811E+09		
Rdc.....[ohms]:	0.15322	Network loaded Q or L2?	L2
C1.....[farads]:	0	L2.....[henries]:	1.456E-08
Qu: 3000 at freq:	1.4811E+09	Qu:300 at freq:	1.4811E+09
Lcl.....[henries]:	0	Network loaded Q.....:	3.215
> ENTRY: ALPHANUM. COMPUTE: <PgDn>		MAIN MENU: <ESC>	

SELECTING PARAMETER...

EFFICIENCY, POWERS, and STRESSES
Single-ended

Collector/drain efficiency.....[Pout/Pin]	43.278%
Collector/drain inefficiency...[(Pin-Pout)/Pin]	56.722%
Overall efficiency.....[Pout/(Pin+Pid)]	3.501%
DC power input (Pin).....[watts]	0.30805
Input-drive power (Pid).....[watts]	3.5
Power output (Pout).....[watts]	0.13332
Power loss in L1.....[watts]	0.00037463
Power loss in L2.....[watts]	0.002737
Power loss in C2.....[watts]	0.00026344
Resistive power loss of transistor & C1 [watts]	0.13342
Turn-off power loss of transistor.....[watts]	0.0079171
Turn-on power loss of transistor.....[watts]	0.030014
Power loss in L3.....[watts]	1.2955E-06
Power loss in C3.....[watts]	1.2955E-07
Output voltage, current (at Rload). [V,A]:	1.7126 0.077845
Transistor peak voltages....[volts]: normal	12.052 inverse None
Transistor peak currents..[amperes]: normal	0.25763 inverse None
"DISPLAY RESULTS" MENU: <ESC>	

DISPLAYING COMPUTED POWERS...

High-Efficiency Power Amplifier PLUS (HEPA II+/WB) Feb. 18, 1994 07:55
fujitsu FLC151XP

ENTER CIRCUIT PARAMETERS and/or TITLE

Common-Source TRANSISTOR with diode		LOAD without filter	
Frequency (f).....[Hz]:	1.5E+09	Load location, R3 or R2?	R3
Duty ratio (D).....:	0.5	Load resistance..[ohms]:	36
"On" resistance...[ohms]:	1.6	R3/Rload.....:	1
Vo[V]:0 Lq [H]:	8.986E-09	L3.....[henries]:	2.2E-07
Transition times: turn-on, turn-off [s]		Qu:28 at freq:	1.5E+09
on:5E-11 off: 5E-11		C3.....[farads]:	8E-13
Cout.....[farads]:	1.783E-12	Qu:225 at freq:	1E+09
Cout series resis.[ohms]:	49.65		

LOAD NETWORK, Single-ended			
DC supply (Vcc)..[volts]:	2.8	C2.....[farads]:	6E-13
L1.....[henries]:	3.3E-07	Qu:250 at freq:	1E+09
Qu: 30 at freq:	1.5E+09		
Rdc.....[ohms]:	1.05	Network loaded Q or L2?	L2
C1.....[farads]:	6E-13	L2.....[henries]:	8E-09
Qu: 250 at freq:	1E+09	Qu:50 at freq:	1.5E+09
Lcl.....[henries]:	0	Network loaded Q.....:	1.1831
ENTRY: ALPHANUM. COMPUTE: <PgDn>		MAIN MENU: <ESC>	

SELECTING PARAMETER...

High-Efficiency Power Amplifier PLUS (HEPA II+/WB) Feb. 18, 1994 07:55
fujitsu FLC151XP

EFFICIENCY, POWERS, and STRESSES

Single-ended

Collector/drain efficiency.....[Pout/Pin]	44.061%
Collector/drain inefficiency...[(Pin-Pout)/Pin]	55.939%
Overall efficiency.....[Pout/(Pin+Pid)]	3.355%
DC power input (Pin).....[watts]	0.28847
Input-drive power (Pid).....[watts]	3.5
Power output (Pout).....[watts]	0.1271
Power loss in L1.....[watts]	0.011686
Power loss in L2.....[watts]	0.0057192
Power loss in C2.....[watts]	0.0040242
Resistive power loss of transistor & C1 [watts]	0.10416
Turn-off power loss of transistor.....[watts]	0.0030173
Turn-on power loss of transistor.....[watts]	0.03245
Power loss in L3.....[watts]	7.8624E-05
Power loss in C3.....[watts]	0.00022944
Output voltage, current (at Rload) [V,A]:	2.1391 0.059419
Transistor peak voltages...[volts]: normal	8.9926 inverse None
Transistor peak currents..[amperes]: normal	0.24348 inverse None
"DISPLAY RESULTS" MENU: <ESC>	

DISPLAYING COMPUTED POWERS...

ENTER CIRCUIT PARAMETERS and/or TITLE

Common-Source TRANSISTOR with diode		LOAD without filter	
Frequency (f).....[Hz]:	1.5E+09	Load location, R3 or R2?	R3
Duty ratio (D).....:	0.5	Load resistance..[ohms]:	36
"On" resistance...[ohms]:	1.6	R3/Rload.....:	1
Vo[V]:0	Lq [H]: 8.9861E-09	L3.....[henries]:	2.2E-07
Transition times: turn-on, turn-off [s]		Qu:28	at freq: 5E+07
on:5E-11	off: 5E-11	C3.....[farads]:	8E-13
Cout.....[farads]:	1.7826E-12	Qu:225	at freq: 1E+09
Cout series resis.[ohms]:	49.65		
LOAD NETWORK.		Single-ended	
DC supply (Vcc)..<[volts]:	2.8	C2.....[farads]:	6E-13
L1.....[henries]:	3.3E-07	Qu:250	at freq: 1E+09
Qu: 28	at freq: 5E+07		
Rdc.....[ohms]:	1.05	Network loaded Q or L2?	L2
C1.....[farads]:	6E-13	L2.....[henries]:	8E-09
Qu: 250	at freq: 1E+09	Qu:50	at freq: 5E+07
Lcl.....[henries]:	0	Network loaded Q.....:	1.214
ENTRY: ALPHANUM. COMPUTE: <PgDn>		MAIN MENU: <ESC>	

SELECTING PARAMETER...

EFFICIENCY, POWERS, and STRESSES

Single-ended

Collector/drain efficiency.....[Pout/Pin]	44.863%
Collector/drain inefficiency...[(Pin-Pout)/Pin]	55.137%
Overall efficiency.....[Pout/(Pin+Pid)]	3.420%
DC power input (Pin).....[watts]	0.28884
Input-drive power (Pid).....[watts]	3.5
Power output (Pout).....[watts]	0.12958
Power loss in L1.....[watts]	0.011281
Power loss in L2.....[watts]	0.0010636
Power loss in C2.....[watts]	0.0040989
Resistive power loss of transistor & C1 [watts]	0.1083
Turn-off power loss of transistor.....[watts]	0.003034
Turn-on power loss of transistor.....[watts]	0.031236
Power loss in L3.....[watts]	1.4642E-05
Power loss in C3.....[watts]	0.00023403
Output voltage, current (at Rload) [V,A]:	2.1598 0.059996
Transistor peak voltages...[volts]:	normal 9.0362 inverse None
Transistor peak currents..[amperes]:	normal 0.24438 inverse None
"DISPLAY RESULTS" MENU: <ESC>	

DISPLAYING COMPUTED POWERS...

END

0 8-1 1-94

FIN