A Fully Synthesized Injection Locked Ring Oscillator Based on a Pulse Injection Locking Technique

by

Mingze Li

A thesis submitted to the Faculty of Graduate and Postdoctoral Affairs in partial fulfillment of the requirements for the degree of

Master of Applied Science

in

Electrical and Computer

Ottawa-Carleton Institute for Electrical and Computer Engineering
Department of Electronics
Carleton University
Ottawa, Ontario

© 2017
Mingze Li
Abstract

This thesis proposes a novel, all synthesized, Injection Locked Ring Oscillator (ILRO). It employs a digitally tunable oscillator and a pulse injection locking technique. The frequency tuning range of the free running oscillator is from 210 MHz to 1.8 GHz with a 1.1 volt power supply. The tuning range from 1.0 to 1.8 GHz can be achieved with 215 tuning steps with a maximum step size of 11.2 MHz, that is well within the worst case 75 MHz (3rd sub-harmonic) and 32 MHz (9th sub-harmonic) locking range of the oscillator. The design occupies 127.5 um by 31.5 um of chip area and is implemented in TSMC’s 65-nm CMOS technology. For 3rd harmonic injection locking, the ILRO’s RMS jitter is 192.7 fs (1 KHz to 40 MHz) with a phase noise of -130.9 dBC/Hz at 1 MHz offset from the 1.62 GHz carrier while consuming 7.15 mW of power.
Acknowledgements

Firstly, I would like to express my gratitude to my supervisor, Professor Ralph D. Mason for his encouragement and technical support in my hard time. Without his help, it is hard to me to finish all of the design. I appreciate the time of Professor Mason spending on my chip design and verification. Additionally, he also spends a lot of time to correct my immature academic writing. At the meantime, I learned a lot from himself about how to become an engineer with critical thinking and dignity personality.

The Authors would like to acknowledge the Canadian Microelectronics Corporation (CMC), Kingston, ON, Canada for providing fabricating access. Additionally, the authors would also like to thank Xing Zhou, Robert Vandusen, Gord Allan and Analog Devices Inc. (ADI) for providing testing support.

I appreciate my brother Xing Zhou who gives me a great help on chip design. Moreover, based on his tape-out experience, he helped me to address massive of stubborn problems. Additionally, I would like to express appreciation to my colleague Nahla who gives me a great help in chip testing. Moreover, I would like to thank my friends who give me great help and support during my stressful time.

I would like to appreciate the help and support from Mrs. Anna Lee and Mrs. Blazenka Power. I would also like to show my appreciation to Scott Bruce, Stephen Maclaurin and Nagui Mikhail for the technical support.

Last but not least, I would like to give my special thanks to my love of my entire life, my fiancée Shaoxin Fan, for all her support and understanding in three years. I would like to express my deep love to my parents Mrs. Yujuan Hu and Mr. KaiFeng Li for their
unlimited care and financial support. Based on the solid stone, I can pay all my attention to
the intensive research. Some gratitude is beyond words to express. I love you.
# Table of Contents

Abstract........................................................................................................................................... ii

Acknowledgements ......................................................................................................................... iii

Table of Contents .............................................................................................................................. v

List of Tables ......................................................................................................................................... viii

List of Figures ......................................................................................................................................... ix

List of Abbreviations ......................................................................................................................... xiii

1 Chapter: Introduction .................................................................................................................... 1

1.1 Chapter Overview ....................................................................................................................... 1

1.2 Motivation ................................................................................................................................... 1

1.3 Contribution ............................................................................................................................... 2

1.4 Thesis Organization .................................................................................................................... 2

2 Chapter: Background ...................................................................................................................... 4

2.1 Introduction ................................................................................................................................ 4

2.2 Oscillator Application ................................................................................................................ 4

2.3 Oscillator Specifications ............................................................................................................ 5

2.3.1 Oscillator Phase Noise Analysis ............................................................................................ 5

2.3.2 Jitter ......................................................................................................................................... 7

2.3.3 Methods for Minimizing Phase Noise and Jitter in Chips ..................................................... 9

2.4 LC Oscillator Basic Theory ....................................................................................................... 10

2.5 Ring Oscillator Classifications ................................................................................................. 11

2.5.1 Single-Ended Ring Oscillator ............................................................................................... 13

2.5.2 Differential Structure ............................................................................................................. 15

2.5.3 Pseudo Differential Structure .............................................................................................. 17

2.5.4 Phase Noise Analysis of Ring Oscillator .............................................................................. 18
2.6 VCO/DCO Tuning Method based on the Ring Oscillator ................................................. 21
  2.6.1 Changing Load Capacitance Method ........................................................................ 21
  2.6.2 Delay Stages Method .............................................................................................. 22
  2.6.3 Supply Voltage Controlled Method .......................................................................... 22

2.7 Phase Locked Loops ........................................................................................................ 23
  2.7.1 PLL Transfer Function and Phase Noise Analysis .................................................. 28

2.8 All Digital Phase Lock Loops ......................................................................................... 30
  2.8.1 ADPLL Transfer Function ...................................................................................... 35

2.9 Basic Theory of Injection Locking ................................................................................ 36

2.10 Chapter Conclusion ....................................................................................................... 38

3 Chapter: Design and Architecture ................................................................................... 40
  3.1 Introduction .................................................................................................................. 40
  3.2 Pulse Injection Technique ............................................................................................ 40
  3.3 Top Level Design ......................................................................................................... 49
  3.4 Digitally Controlled Ring Oscillator Design ............................................................... 50
  3.5 Pulse Generator ........................................................................................................... 54
  3.6 Serial to Parallel Shift Register ................................................................................... 55
  3.7 Clock Tree Design ....................................................................................................... 57
  3.8 Oscillator Core Control Mechanism .......................................................................... 58
  3.9 Conclusion .................................................................................................................. 60

4 Chapter: ILRO Simulation Results .................................................................................... 61
  4.1 Clock Tree Simulation Results ..................................................................................... 61
  4.2 Pulse Generator Simulation Results ............................................................................. 63
  4.3 S/P Shift Register Simulation Result ............................................................................ 65
  4.4 ILRO Simulation Results ............................................................................................. 67
  4.5 Conclusion .................................................................................................................. 72
5 Chapter: Implementation and Measurement Results ........................................ 73
  5.1 Fabricated Microchip and Measurement Environment Setting ...................... 73
  5.2 ILRO Measurement Results ..................................................................... 77
  5.3 Conclusion ............................................................................................... 85

6 Chapter: Thesis Conclusion ........................................................................... 87
  6.1 Accomplishments ...................................................................................... 87
  6.2 Issues in the Design .................................................................................. 87
  6.3 Future Work .............................................................................................. 88

References ........................................................................................................... 89

Appendices .......................................................................................................... 100
  Top View Codes: ............................................................................................ 100
  Thermometer-Decoder Codes: ........................................................................ 109
  Cock Tree Codes: ............................................................................................ 110
  Digitally Controlled Oscillator Codes: ............................................................ 113
  S/P Shift Register Codes: ............................................................................... 125
List of Tables

Table 1: Oscillator Specification List ................................................................. 5
Table 2: Categories of PLLs .................................................................................. 31
Table 3: 3-bit Binary to Thermometer Decoder Truth Table ................................. 59
Table 4: Microchip Pins Arrangement................................................................. 73
Table 5: Performance and Comparison................................................................. 85
List of Figures

Fig. 2.1 Output Spectrum of Ideal and Practical Oscillator [25] ............................................. 6
Fig. 2.2 Phase Noise Spectrum [25] .......................................................................................... 7
Fig. 2.3 Time Variation Caused by Jitter .................................................................................... 7
Fig. 2.4 Phase Noise to Jitter Demonstration ............................................................................. 8
Fig. 2.5 Balanced LC based VCO .............................................................................................. 11
Fig. 2.6 Phase Shift in Barkhausen Criteria .................................................................................. 12
Fig. 2.7 Linear Model of N Stages Ring Oscillator ...................................................................... 12
Fig. 2.8 Single-ended Ring Oscillator .......................................................................................... 14
Fig. 2.9 Differential Ring Oscillator ........................................................................................... 15
Fig. 2.10 Pseudo Differential Pair ............................................................................................. 17
Fig. 2.11 The Practical Wave Form in Time and Frequency Domains ....................................... 18
Fig. 2.12 VCO Using Varactors as A Tuning Method ................................................................. 21
Fig. 2.13 Ring Oscillator with Digitally Controlled Delay Stages .............................................. 22
Fig. 2.14 Voltage Controlled Structure ...................................................................................... 23
Fig. 2.15 Output Signal when Voltage Control Changes ............................................................. 23
Fig. 2.16 PLL Basic Topology ..................................................................................................... 24
Fig. 2.17 VCO Output Frequency vs. Control voltage ................................................................. 25
Fig. 2.18 Phase Detector Structure ............................................................................................ 26
Fig. 2.19 PD State Diagram ....................................................................................................... 26
Fig. 2.20 Tristate Phase Detector and Charge Pump ................................................................. 27
Fig. 2.21 Basic Structure of a Loop Filter .................................................................................... 27
Fig. 2.22 PLL Model in Frequency Domain .......................................................... 28
Fig. 2.23 Digital Design Flow .................................................................................. 31
Fig. 2.24 TDC Based ADPLL Topology ................................................................. 32
Fig. 2.25 Vernier-delay-line Based TDC ............................................................... 33
Fig. 2.26 TDC-less ADPLL Topology .................................................................. 33
Fig. 2.27 Bang-bang Frequency and Phase Detector ............................................. 34
Fig. 2.28 MASH-3 \( \Sigma \Delta \) Modulator Topology ................................................... 35
Fig. 2.29 S-domain Mode of a Type I ADPLL ...................................................... 35
Fig. 2.30 (a) Conceptual oscillator. (b) Frequency Shift by Injection Current ........... 37
Fig. 2.31 Phase Difference between Input and Output .......................................... 37
Fig. 3.1 CMOS Buffer ............................................................................................ 41
Fig. 3.2 Sinusoidal Wave Shaping into Ideal Square Wave ..................................... 41
Fig. 3.3 Fourier Decomposition of Ideal Square Wave .......................................... 42
Fig. 3.4 1GHz Square Wave after Discrete Fourier Transform in Cadence .......... 43
Fig. 3.5 Non-ideal Square with Finite Rise/Fall Time ......................................... 43
Fig. 3.6 The Relation Between Duty Cycle and Power Degradation ..................... 44
Fig. 3.7 3rd Harmonic Power as a Function of Injection Signal Duty Cycle and Rise/Fall Time .......................................................... 46
Fig. 3.8 Free Running Oscillator Wave Form with Jitter Accumulation ............. 46
Fig. 3.9 Pulse Injection Method in Time Domain .................................................. 47
Fig. 3.10 Active High Tristate Inverter with Output Buffer ................................... 48
Fig. 3.11 Proposed Injection Locked Ring Oscillator of the High-Frequency Oscillator 49
Fig. 3.12 Three Stages Ring Oscillator .................................................................. 50
Fig. 3.13 Oscillator Array of High Frequency Output ......................................................... 51
Fig. 3.14 Operational Matrix ............................................................................................. 52
Fig. 3.15 Maximum Load Capacitance Array ................................................................. 53
Fig. 3.16 The Second stage of Frequency Tuning ......................................................... 54
Fig. 3.17 Pulse generator ................................................................................................. 54
Fig. 3.18 4-bit Serial In Parallel Out (S/P) Shifter Register ........................................ 55
Fig. 3.19 4-bit Shift Register Timing Table ..................................................................... 56
Fig. 3.20 Symmetric H-tree and X-tree Clock Distribution Method .............................. 57
Fig. 3.21 Clock Distribution Tree ................................................................................... 58
Fig. 3.22 Frequency Control Words and Enabled Components ..................................... 59
Fig. 4.1 Test Bench of Clock Tree ................................................................................... 62
Fig. 4.2 The Simulation Result of Clock Tree Outputs .................................................. 63
Fig. 4.3 The Zoomed In Pulse Width with Different Supply Voltages ......................... 64
Fig. 4.4 The Relationship Between Supply Voltages and Pulse Width ....................... 65
Fig. 4.5 Test Bench for S/P Shift Register ..................................................................... 66
Fig. 4.6 S/P Shift Register Simulation Result ................................................................. 67
Fig. 4.7 Test Bench for Frequency Tuning, Injection Locking, and Locking Bandwidth 68
Fig. 4.8 Frequency Tuning with Different Supply Voltages .......................................... 68
Fig. 4.9 Locking Bandwidth and Step Size of the 3rd harmonic Injection Locking ....... 69
Fig. 4.10 3rd Sub-harmonic Injection locking Simulation in Time Domain .................... 70
Fig. 4.11 9th Sub-harmonic Injection locking Simulation in Time Domain ..................... 71
Fig. 4.12 Simulated Phase Noise at 1.62 GHz ............................................................... 72
Fig. 5.1 Microphotograph of the Fabricated ILRO ......................................................... 75
Fig. 5.2 4-Layer Customized PCB Layout................................................................. 76
Fig. 5.3 ILRO Test Bench.......................................................................................... 77
Fig. 5.4 Frequency Tuning with the Different Supply Voltages.............................. 78
Fig. 5.5 Frequency Tuning Simulation and Measurement Results.......................... 79
Fig. 5.6 Frequency Tuning Curve and Tuning Step Size........................................ 79
Fig. 5.7 The Power Consumption of Free Running Oscillator with Different Supply Voltages ............................................................................................................. 80
Fig. 5.8 Locking Bandwidth of Different Injection Harmonics and Tuning Step Size as a Function of Frequency ................................................................. 81
Fig. 5.9 Injection Locked ILRO Output Spectrum with 80MHz Bandwidth .............. 82
Fig. 5.10 Phase Noise Simulation and Measurement Result at 1.62GHz.................... 83
Fig. 5.11 Measured Phase Noise at 1.62GHz ......................................................... 83
Fig. 5.12 Comparison of Phase Noise with Digital Switching Noise On and OFF ....... 84
**List of Abbreviations**

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC</td>
<td>Analog to Digital Converter</td>
</tr>
<tr>
<td>ADILRO</td>
<td>All Digital Injection Locked Ring Oscillator</td>
</tr>
<tr>
<td>ADPLL</td>
<td>All Digital Phase Locked Loop</td>
</tr>
<tr>
<td>BB</td>
<td>Base Band</td>
</tr>
<tr>
<td>C2C</td>
<td>Cycle to Cycle</td>
</tr>
<tr>
<td>CFP</td>
<td>Ceramic Flat Package</td>
</tr>
<tr>
<td>CP</td>
<td>Charge Pump</td>
</tr>
<tr>
<td>CPU</td>
<td>Central Processing Unit</td>
</tr>
<tr>
<td>DCO</td>
<td>Digitally Controlled Oscillator</td>
</tr>
<tr>
<td>DRAM</td>
<td>Dynamic Random Access Memory</td>
</tr>
<tr>
<td>FCW</td>
<td>Frequency Control Word</td>
</tr>
<tr>
<td>FPGA</td>
<td>Field-Programmable Gate Array</td>
</tr>
<tr>
<td>GPIB</td>
<td>General Purpose Interface Bus</td>
</tr>
<tr>
<td>IF</td>
<td>Intermediate Frequency</td>
</tr>
<tr>
<td>ILRO</td>
<td>Injection Locked Ring Oscillator</td>
</tr>
<tr>
<td>IOTs</td>
<td>Internet of Things</td>
</tr>
<tr>
<td>I/O</td>
<td>Input/Output</td>
</tr>
<tr>
<td>ISF</td>
<td>Impulse Sensitivity Function</td>
</tr>
<tr>
<td>LDO</td>
<td>Low Drop Output</td>
</tr>
<tr>
<td>LP</td>
<td>Loop Filter</td>
</tr>
<tr>
<td>LPF</td>
<td>Low Pass Filter</td>
</tr>
<tr>
<td>Abbreviation</td>
<td>Description</td>
</tr>
<tr>
<td>--------------</td>
<td>--------------------------------------------</td>
</tr>
<tr>
<td>LSB</td>
<td>Least Significant Bit</td>
</tr>
<tr>
<td>MSB</td>
<td>Most Significant Bit</td>
</tr>
<tr>
<td>NMOS</td>
<td>N-channel Metal Oxide Semiconductor</td>
</tr>
<tr>
<td>PCB</td>
<td>Printed Circuit Board</td>
</tr>
<tr>
<td>PD</td>
<td>Phase Detector</td>
</tr>
<tr>
<td>PLL</td>
<td>Phase Locked Loop</td>
</tr>
<tr>
<td>PN</td>
<td>Phase Noise</td>
</tr>
<tr>
<td>PP</td>
<td>Peak to Peak</td>
</tr>
<tr>
<td>P&amp;R</td>
<td>Place and Routed</td>
</tr>
<tr>
<td>PVT</td>
<td>Process Voltage Temperature</td>
</tr>
<tr>
<td>Q</td>
<td>Quality Factor</td>
</tr>
<tr>
<td>RF</td>
<td>Radio Frequency</td>
</tr>
<tr>
<td>RMS</td>
<td>Root Mean Square</td>
</tr>
<tr>
<td>RO</td>
<td>Ring Oscillator</td>
</tr>
<tr>
<td>SMA</td>
<td>Sub-Miniature version A</td>
</tr>
<tr>
<td>SOC</td>
<td>System on Chip</td>
</tr>
<tr>
<td>S/P</td>
<td>Serial to Parallel</td>
</tr>
<tr>
<td>SW</td>
<td>SWitching</td>
</tr>
<tr>
<td>TDC</td>
<td>Time to Digital Converter</td>
</tr>
<tr>
<td>UHF</td>
<td>Ultra High Frequency</td>
</tr>
<tr>
<td>VCO</td>
<td>Voltage Controlled Oscillator</td>
</tr>
<tr>
<td>VPWL</td>
<td>Voltage Piece Wise Linear</td>
</tr>
</tbody>
</table>
1 Chapter: Introduction

1.1 Chapter Overview

In the following sections, the motivation behind the All Synthesized Digital Controlled Injection Locked Ring Oscillator (ADIRLO) will be discussed, as well as the technical contributions and organization of this thesis.

1.2 Motivation

With the rapid growth of the wireless communication industry, research related to communication circuits and architectures has received a great deal of attention [1] - [9]. Analog phase lock loops have been widely used in applications such as clock recovery, clock distribution, and frequency synthesis. However, they have a number of drawbacks, such as large chip area, high power consumption, and high supply voltage, which conflict with System-on-chip (SOC) design. To overcome these limitations, the charge-pump PLLs, commonly known as traditional analog Phase Locked Loops (PLLs), have been replaced with All-Digital Phase Locked Loops (ADPLLs) in many applications. ADPLLs have the following advantages: easier integration with other digital intensive circuits, better scalability with deep-submicron techniques, and easier programming [10] - [14]. Additionally, the market of Internet of Things (IOTs) is growing rapidly and to match the IOTs requirements the next generation micro-devices should have characters of high-speed, low power consumption and occupy small chip area. Therefore, using ADPLLs to replace the traditional analog PLLs are the optimized choice in the future transvers topologies.
A major component of ADPLLs is the Digitally Controlled Oscillator (DCO). Some important parameters of the DCO are frequency tuning range, step size or resolution, phase noise (frequency domain), jitter (time domain), spurs level, and power consumption. Most DCOs are designed by using an LC tank with tunable capacitor banks or a tunable ring oscillator. The LC oscillator employs the spiral inductor as its resonant component, which occupies large chip area. This thesis proposes an efficient way to address these issues. All of the functional blocks of the ILRO are synthesized from TSMC’s built-in digital libraries, which provide high robustness against process variations.

1.3 Contribution

The major research contribution of this thesis is the implementation of a fully synthesized injection-locked ring oscillator with small chip area, low power consumption, a large frequency tuning range, large locking bandwidth, and excellent phase noise performance. The design is fully synthesized and therefore can be migrated to any deep-submicron process by simply synthesizing the circuit in the target process using standard cell libraries. The locking bandwidth, power consumption, chip area and resolution will be improved. Also, the pulse injection locking technique can address the poor phase noise performance of ring oscillator.

1.4 Thesis Organization

The thesis consists of six chapters. Chapter 1 gives a brief introduction to the thesis motivation and the contributions of the proposed work. Chapter 2 highlights general specifications and working theories of different kinds of oscillators. Basic knowledge about
the injection locking method and a general discussion of the Analog PLLs and All Digital PLLs are also presented in this Chapter. Chapter 3 reviews the pulse injection technique, and proposes the system level architecture of the ILRO and its individual functional blocks. Chapter 4 focuses on the simulation results, such as frequency tuning range, step size, and phase noise performance (including free running and injection locked). All of simulation results are based on the extracted view. Measurement environment settings, and results are provided in Chapter 5. Finally, Chapter 6 provides the conclusion of the current work and future research ideas based on this thesis.
2 Chapter: Background

2.1 Introduction

This chapter presents several types of ring oscillators, mainstream All Digital Phase Locked Loops (ADPLLs) topologies, and the basic theory of the injection locking method. The applications of oscillators are illustrated in section 2.2 and section 2.3 lists the oscillator specifications and numerical analyses about phase noise and jitter. The basic topology of LC based oscillators and different kinds of ring oscillators are discussed in section 2.4 and section 2.5, respectively. Section 2.6 reviews frequency-tuning methods of Digitally Controlled Oscillators (DCOs) and Voltage Controlled Oscillators (VCOs). The architecture and important functional blocks of Phase Locked Loops (PLLs) and ADPLLs are illustrated in Sections 2.7 and 2.8, as well as, comparisons between these two topologies. Finally, section 2.9 provides a mathematical analysis of the injection locking method.

2.2 Oscillator Application

Oscillators are utilized in a wide range of applications [15] [16] such as the reference clock for digital circuits or as the source of the Local Oscillator (LO) in a mixer. A mixer, as found in a wireless receiver, uses the oscillator’s waveform as the reference frequency to mix down the input Radio Frequency (RF) signal to an Intermediate Frequency (IF) or BaseBand (BB) frequency [17]. In wireless applications, VCOs and DCOs are essential components in analog PLLs and ADPLLs.
2.3 Oscillator Specifications

The following specifications provide key parameters to evaluate oscillator performance: output frequency, frequency tuning range, tuning step size, free running phase noise, power consumption, and chip area. Table 1 shows oscillator specification parameters.

**Table 1: Oscillator Specification List**

<table>
<thead>
<tr>
<th>Specifications</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output Frequency</td>
<td>GHz or MHz</td>
</tr>
<tr>
<td>Tuning Step Size</td>
<td>MHz or KHz</td>
</tr>
<tr>
<td>Phase noise</td>
<td>dBC/Hz</td>
</tr>
<tr>
<td>Supply Voltage</td>
<td>V</td>
</tr>
<tr>
<td>Chip area</td>
<td>μm²</td>
</tr>
</tbody>
</table>

This thesis focuses on operating within the Ultra High Frequency UHF (from 300-3000MHz) band, which can provide low power consumption, smaller chip area, and high stability.

The free running phase noise characteristics of ring oscillator structure based DCOs have inferior performance compared to LC based oscillators [18] [19] [20]. Nevertheless, injection locking technique can be used to mitigate the poorer noise performance of ring oscillator based DCOs [21] - [24].

2.3.1 Oscillator Phase Noise Analysis

For an ideal oscillator operating at frequency $\omega_c$, all its power is concentrated in a single frequency $\omega_c$ [25], as shown in Fig. 2.1. However, in practical oscillators, the spectrum spreads into nearby frequencies. This “skirt” is referred to as Phase Noise (PN)
and can cause interference in adjacent channels. The output signal of an ideal oscillator can be defined as \( v(t) = A \cos(\omega_c t + \Phi) \), where \( A \) is the amplitude, \( \omega_c \) is the angular frequency, and \( \Phi \) is an arbitrary, but a fixed phase reference. Under this assumption, the power spectrum of the signal at a frequency of \( \omega_c \) is \( S_v(\omega) = \frac{A^2}{2} \delta(\omega - \omega_c) \) [25].

![Fig. 2.1 Output Spectrum of Ideal and Practical Oscillator [25]](image)

As shown in Figure 2.1, The PN can be characterized by considering a 1-Hz unit bandwidth at an offset of \( \Delta \omega \) from the carrier. The signal power within this 1 Hz band is divided by the carrier power, which gives the single sided spectral noise density of the oscillator in a unit of dBc/Hz. Equation 2.1 shows the single sided spectral noise density calculation:

\[
\mathcal{L}(\omega) = 10 \log_{10} \left( \frac{\text{noise power in 1Hz bandwidth at frequency } \omega_c + \Delta \omega}{\text{carrier power}} \right) 
\]  

Figure 2.2 shows the phase noise spectrum of an oscillator on a log-log plot. The region \( 1/\omega^2 \) on Fig. 2.2 is referred to as the thermal noise region, which is caused by White Noise. The flicker (i.e. 1/f) noise of electronic devices is also substantial at lower offset frequencies. Flicker noise gets up-converted to the \( 1/\omega^3 \) region. The \( 1/\omega^0 \) region is the external thermal electronic noise added to the oscillator [25].
2.3.2 Jitter

Jitter is the timing variations of a set of signal edges from their ideal values. Thermal noise, power supply variations, device noise, and disturbance from adjacent circuits are the main contributing factors to jitter [26] [27] [28]. Fig. 2.3 shows a basic plot of jitter. There are several types of jitter, such as period jitter and cycle-to-cycle period jitter.

![Fig. 2.3 Time Variation Caused by Jitter](image)
• Period jitter is the deviation in cycle time of a clock signal with respect to the ideal period over a number of randomly selected cycles. The standard deviation and the peak-to-peak value are referred to as the Root Mean Square (RMS) value and the peak-to-peak period jitter, respectively.

• Cycle to cycle (C2C) jitter is defined in JEDEC Standard 65B [27] as the variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs. C2C jitter is typically reported as a peak value in pS, which defines the maximum deviation between the rising edges of any two consecutive clocks.

![Phase Noise to Jitter Demonstration](image)

**Fig. 2.4 Phase Noise to Jitter Demonstration**

As shown in Fig. 2.4, the phase noise curve is broken into a number of individual areas (A1, A2, and A3) and the offset frequency range is typically from 1KHz to 40MHz [20]-[24]. Phase noise can be transferred to RMS jitter using Equations 2.2, 2.3, and 2.4 [27]:

\[
A = 10 \log_{10}(A_1 + A_2 + A_3)
\]  

(2.2)
\[ \text{RMS phase jitter (radians)} = \sqrt{2 \times 10^{A/10}} \]

\[ \text{RMS phase jitter (seconds)} = \frac{\sqrt{2 \times 10^{A/10}}}{2\pi f_0} \]

Where \( A_1, A_2, \) and \( A_3 \) represent individual power ratios. ‘A’ represents the integration of phase noise power in a unit of dBc, and \( f_0 \) is oscillator frequency.

### 2.3.3 Methods for Minimizing Phase Noise and Jitter in Chips

At the chip level design, jitter and phase noise can be reduced using various methods [27]:

- **Routing considerations**

  For time-sensitive signal paths, routes must be kept as short as possible, and crossing of digital tracks should be avoided.

- **Buffer size considerations**

  If a buffer is used in clock distribution between clock-sensitive blocks, choosing the proper size of the buffer is necessary. The buffer should have enough drive strength to provide fast rising/falling edge time to avoid high phase noise.

- **Ground and power supply considerations**

  Substrate and ground noise are also key contributors to jitter. In a clock-sensitive circuit, the ground bounce vibrates from tens of millivolts to several volts. To reduce the ground bounce effect, as many of the voltage supply pins and ground pins as possible should be placed on chip.

- **Blocking digital systems and analog devices**
It is good practice to separate power supplies for digital circuits and sensitive analog components. Power supplies for digital circuitry, particularly high-drive outputs, are highly susceptible to noise pickup, and can contribute greatly to jitter if used for timing circuitry. It might be advantageous to use a supply filter for circuits such as PLLs to further reduce the effects of supply noise. Additionally, substrate moats are also useful for isolating digital from analog circuits.

2.4 LC Oscillator Basic Theory

Wireless communications require outstanding phase noise performance and relative low power consumption, especially in mobile devices, hence, the LC based Voltage Controlled Oscillator should be taken into consideration [29] - [32]. The basic topology of balanced NMOS LC based VCO is shown in Fig. 2.5. The close loop gain should be greater or equal to unity magnitude with no imaginary component. In reality, there exists losses among varactors, transistors, and inductors. Additionally, practical on-chip inductors are formed into spiral inductors with low quality factor that dominates the losses of the VCO tank. However, these inductors occupy large chip area [31] - [35].

The quality factor $Q_L$ of the inductor is given by:

$$Q_L = \frac{\omega_o L}{R} \quad (2.5)$$

Where $\omega_o$ is the operating frequency of a VCO, $L$ is the value of the inductance, and $R$ is the inductor’s equivalent series resistance. The oscillating frequency of the balanced VCO with ideal varactors and transistors is expressed as $\omega_o = \frac{1}{\sqrt{LC}} \sqrt{1 - \frac{R^2 C}{L}}$ and the $g_m$ of each transistor must be greater than $\frac{R C}{L}$ for oscillating to occur. The design details for LC based VCOs and phase noise performance analysis are discussed in [29] - [38].
2.5 Ring Oscillator Classifications

Ring Oscillators (ROs) have many advantages, such as small die area, low power consumption, and wide frequency tuning range. ROs are also easily integrated in Very Large Scale Integration (VLSI), and have been widely used in Central Processing Units (CPU), Dynamic Random Access Memory (DRAM), clock generation, system synchronization, oversampling Analog to Digital (A/D) converters, and wired transceivers (i.e. Gigabit Ethernet). Recently, ROs have also been used in wireless communication systems [39] - [44]. The following sections illustrate different types of ROs, parameter specifications, and noise analysis of ROs.

To satisfy the oscillation condition, also called Barkhausen Criteria, a ring oscillator must provide a phase shift of $2\pi$ and have unity gain at the oscillation frequency, as shown in Fig. 2.6 [45]. The phase shift of each delay cell should be $\pi/N$, where $N$ is the number of delay stages.
The linear model, as shown in Fig. 2.7, gives a comprehensive way to determine the output frequency of a RO. Each delay stage is identical and has the same parameters. Therefore, all stages have the same gain, expressed in Equation 2.6:

\[
A_1(j\omega) = A_2(j\omega) = A_3(j\omega) = A_N(j\omega) = \frac{-g_m R}{1 + j\omega RC}
\]  

(2.6)

Based on the Barkhausen Criteria, the total gain and phase shifting of the RO is given by:

\[
|A_1(j\omega) \cdot A_2(j\omega) \cdot A_3(j\omega) \cdot \ldots \cdot A_N(j\omega)| = 1
\]

(2.7)

\[
\angle A(j\omega) = \theta = \arctan \omega RC = \frac{2k\pi}{N}
\]

(2.8)

The frequency of oscillation is expressed as:

\[
\omega_0 = \frac{\tan \theta}{RC}
\]

(2.9)

By design, each delay stage provides the same delay, \( t_d \). The signal goes through each of the \( N \) delay stages once to provide the first phase shift in a time of \( N \cdot t_d \). The signal then must go through each stage a second time to obtain the remaining phase shift, resulting in a total period of \( 2Nt_d \). Hence, the oscillation frequency is:
\[ f_0 = \frac{1}{2N t_d} \]  

(2.10)

It is a challenge to get an accurate delay for each stage due to nonlinearities, component parasitics, and other unpredictable issues. Based on the theory presented in [46], the aforementioned equations can be modified as:

\[ f_0 = \frac{I_{ss}}{2NV_{sw}C} \]  

(2.11)

Where \( I_{ss} \) is the tail current used in a delay stage, \( V_{sw} \) is the Peak-to-Peak (PP) amplitude of the voltage waveform, and \( C \) is the load capacitance of the delay stage. As a result, the delay per stage is defined as the total change in the differential output voltage at the midpoint of the transition, \( I_{ss} \), divided by the load capacitance to give the differential slew rate, \( I_{ss}/C \), resulting in a delay per stage of \( CV_{ss}/I_{ss} \).

### 2.5.1 Single-Ended Ring Oscillator

Fig. 2.8 [47] shows an example of a ring oscillator with single-ended output. The odd number of stages is required to satisfy the oscillating condition (Barkhausen Condition) [45] (the minimum number of delay stages is three).
Advantages of Single-ended RO include:

- **Power efficiency**

  The delay stage only draws power when there exists a signal transition, in contrast to true differential stages, which require a basis current that is always flowing whether or not the signal is transitioning.

- **Signal amplitude**

  This delay stage is capable of a full rail-to-rail signal swing. Large signal amplitude is associated with lower jitter [47].

Disadvantages of this approach includes:

- **The odd number of stages**, which is undesirable in some cases, such as when in-phase and quadrature outputs are desired, which requires an even number of stages.
2.5.2 Differential Structure

Fig. 2.9 shows the basic structure of a differential ring oscillator. In the circuit structure, two resistors $R_{L1}$ and $R_{L2}$ and a biasing transistor (in the bottom) are used for keeping the differential pairs working in the active region.

Advantages of the differential structure include:

- Number of stages

Since both phases of the signal are available, both odd and even number of delay stages can satisfy the oscillation condition.
- Interference rejection

  The differential structure offers good common mode rejection.

Disadvantages of the differential structure include:

- Low signal swing

  The output signal amplitude must be much lower than the supply voltage to keep all devices in the active region of operation, and thus preserve the common mode rejection properties of the differential pair [47]. Also small signal swing will lead the circuit to be more sensitive to jitter.
2.5.3 Pseudo Differential Structure

Pseudo differential elements are designed using a differential pair with a latch. The latch can be implemented using cross-coupled inverters, as shown in Fig 2.10. This structure provides rail-to-rail swing and a 180° phase shift.

Advantages of the pseudo differential pair include [47]:

- Full signal swing

This structure provides full swing from VDD to VSS.

- Supply/substrate interference rejection

With symmetric layout and good matching between the two sides of the pseudo differential circuit, there can be a reduction in amplitude coupling interference.

Disadvantages of the pseudo differential pair include:

- There is no rejection of delay modulation. Each side of the pseudo differential circuit is affected by delay modulation due to supply voltage variation.
2.5.4 Phase Noise Analysis of Ring Oscillator

For the ideal oscillator, without any external or internal noise interference, the output signal can be expressed as \( V_{out}(t) = A \sin(\omega t + \phi) \), where \( A \) and \( \phi \) represent fixed amplitude and phase, respectively. However, in practical oscillators, this equation should be modified by noise:

\[
V_{out}(t) = [A + E'(t)] \cdot \sin[\omega t + \phi + \phi'(t)]
\]  

(2.12)

Where \( E'(t) \) and \( \phi'(t) \) represent random amplitude and phase changes due to noise, as shown in Fig. 2.11.

![Image of phase noise analysis](image)

Fig. 2.11 The Practical Wave Form in Time and Frequency Domains

A general equation for phase noise can be derived using a single-ended ring oscillator as an example. If an impulse current, which is generated by a current source, with area of \( \Delta q \) injects into one of the ring oscillator’s nodes at time \( t \), it will cause an immediate change in voltage, given by the following equation:

\[
\Delta V = \frac{\Delta q}{C_{node}}
\]  

(2.13)

Under this assumption, the extra current injection will produce a phase shift. The change in phase is proportional to the injected charge, and is given by the following equation [48]:

\[
\Delta \phi = \Gamma(\omega_0 t) \cdot \Delta V/V_{swing} = \Gamma(\omega_0 t) \cdot \Delta q/q_{swing}
\]  

(2.14)
In Equation 2.14, $\Gamma(\omega_0 t)$ is a dimensionless function with a period of $2\pi$. Moreover, $\Gamma(x)$ represents the sensitivity of every point on the waveform to a perturbation. $\Gamma(x)$ is also referred to as the Impulse Sensitivity Function (ISF).

According to previous work [48], if the impulse current is injected into the circuit at transition intervals, it will have a maximum impact on the phase shift. If the impulse is applied at the peak of the voltage across the capacitor, there will be no phase shift and only amplitude change. Based on the previous work [48], we can get the following impulse response:

$$h_{\phi}(t, \tau) = \frac{r(\omega_0 \tau)}{q_{max}} u(t - \tau) \quad (2.15)$$

Based on Equation 2.14, if the noise current is $i(t) = I_n \cos[(n\omega_0 + \Delta\omega)t]$, the general $\phi(t)$ is given by:

$$\phi(t) \approx \frac{I_n c_n \sin(\Delta\omega t)}{2q_{max} \Delta\omega} \quad (2.16)$$

The Single Sideband (SSB) noise spectral density is expressed as:

$$\mathcal{E}\{\Delta\omega\} = 10 \log \left( \frac{\bar{i}^2}{\Delta f} \sum_{n=1}^{\infty} \frac{C_n^2}{8q_{max}^2 \Delta\omega^2} \right) \quad (2.17)$$

Where $\bar{i}^2/\Delta f$ is the input noise current with a white power spectral density and it is based on Parseval’s equation, $\sum_{n=0}^{\infty} c_n^2 = \frac{1}{\pi} \int_0^{2\pi} |\Gamma(x)|^2 \, dx = 2 r_{rms}^2$

As a result, phase noise is given by:

$$\mathcal{E}\{\Delta\omega\} = 10 \log \left( \frac{\bar{i}^2}{\Delta f} \frac{r_{rms}^2}{4 \cdot \Delta\omega^2 \cdot q_{max}} \right) \quad (2.18)$$
The aforementioned Equations 2.12 through 2.18 illustrate the derivation process of general phase noise. To calculate the phase noise of a single-ended ring oscillator, we need to know the RMS value of the ISF. Based on simulation results from previous work, [48] and assuming the signal’s rising and falling time are equal, the RMS value of the ISF, $r_{rms}^2$, can be expressed as:

$$r_{rms}^2 = \frac{1}{2\pi} \int_0^{2\pi} r^2(x) \, dx = \frac{2}{3\pi} \left( \frac{1}{f_{max}} \right)^{3}$$  \hspace{1cm} (2.19)

Where $f_{max}$ is the maximum slope of the normalized waveform.

In order to turn the previous equation into the normalized period, it must be multiplied by 2N. Hence, we can approximate the RMS value of the ISF as follows:

$$r_{rms} = \sqrt{\frac{2\pi^2}{3\eta^3 N^{1.5}}}$$  \hspace{1cm} (2.20)

Based on Equation 2.20, it is seen that the ISF is dimensionless, and independent from noise, frequency, and amplitude.

According to previous research, [48], the noise spectral density of the drain current in a CMOS device is expressed as:

$$\overline{i^2} \Delta f = 4kT\gamma\mu C_{ox} \frac{W}{L} \Delta V$$  \hspace{1cm} (2.21)

Where $\mu$ is mobility, $C_{ox}$ is gate-oxide capacitance, $\gamma$ is the attenuation coefficient of the electron wave function in the oxide, and $W$ and $L$ are the channel width and length of the transistor [46] [48], respectively.

Under the assumption of equal-length of PMOS and NMOS, we can replace $\mu$ and $W$ with $\mu_{eff}$ and $W_{eff}$, where $W_{eff} = W_n + W_p$ and $\mu_{eff} = \frac{\mu_n W_n + \mu_p W_p}{W_n + W_p}$.

Therefore, we can deduce a new equation for the oscillation frequency:
\[ f_o = \frac{\mu_{\text{eff}} W_{\text{eff}} C_{\text{ox}} \Delta V^2}{8\eta N L q_{\text{max}}} \]  

(2.22)

We combine Equations 2.16, 2.17, 2.20, 2.21, and 2.22 together to encompass all necessary expressions. The single-ended ring oscillator phase noise equation is given by:

\[ \mathcal{E}\{\Delta \omega\} = \frac{8}{3\eta} \frac{kT V_{DD}}{P} \frac{f_o^2 V_{\text{char}}}{V_{DD}} \frac{\Delta f}{\gamma} \]  

(2.23)

Where \( V_{\text{char}} = \frac{\Delta V}{\gamma} \) and \( P \) is the total power dissipation in the ring oscillator.

### 2.6 VCO/DCO Tuning Method based on the Ring Oscillator

Changing supply voltage, load capacitance, the number of delay stages, and the biasing current are the common ways to change the output frequency of ring oscillators. This section roughly characterizes these three tuning methods.

#### 2.6.1 Changing Load Capacitance Method

Fig. 2.12 shows VCO tuning using varactors [47] [49]. By changing the value of the load capacitance, the charging and discharging times will be altered, and the output frequency will be changed as well. This approach is not widely used in practical applications because the tuning range is narrow and varactors are sensitive to PVT variations [49].
2.6.2 Delay Stages Method

Fig. 2.13 shows a common method to change the output frequency using a Frequency Control Word (FCW) to vary the number of delay stages [47]. The primary oscillating components are the three inverters connected serially with a feedback loop, which gives the maximum output frequency. If a lower frequency output is required, more delay elements are added into the basic delay line through the MUX. This method provides a wide tuning range, and is a purely digitally controlled method, which is portable compared to the previous approach. The output frequency is given by:

$$f_{out} = \frac{1}{2(3T_d + T_{mux})}$$  \hspace{1cm} (2.24)

Where $T_d$ is the propagation delay of a single inverter and $T_{MUX}$ is the delay time of the multiplexer.

Fig. 2.13 Ring Oscillator with Digitally Controlled Delay Stages

2.6.3 Supply Voltage Controlled Method

Frequency tuning can also be achieved by varying the voltage of the oscillator waveform itself, either by changing the supply voltage or the delay stage threshold [47]. However, output signal swing and jitter performance will be affected by the variation of
the control voltage. This is shown in Fig. 2.14 and Fig. 2.15. The system supply voltage \( V_{DD} \) will be reduced to a lower value \( V_{DDRING} \) due to the voltage drop source and drain terminal of the biasing P-channel MOSFET (PMOS). Additionally, \( V_{CTL} \) is the voltage control part for the VCO and a decoupling capacitor \( C_{BP} \) is used to decrease ripple and reduces coupling of supply and substrate variation to the \( V_{DDRING} \) voltage.

Fig. 2.14 Voltage Controlled Structure

Fig. 2.15 Output Signal when Voltage Control Changes

2.7 Phase Locked Loops

Phase Locked Loops (PLLs) are widely used in wireless communication systems [3, 10, 11, 13, 14, 21, 49]. PLLs can be used to demodulate a signal, recover a signal from a noisy communication channel, generate a stable frequency at multiples of an input frequency, or distribute precisely timed clock pulses in digital logic circuits such
as microprocessors. Since a single integrated circuit can provide a complete phase-locked-loop building block, the technique is widely used in modern electronic devices, with output frequencies from a fraction of a hertz up to many Gigahertz. As an important control system, a PLL generates an output signal whose phase is related to the phase of an input signal.

An analog PLL is broken into several blocks of operation: VCO, Divider, Phase Detector (PD), Charge Pump (CP), Loop Filter (LP), and a frequency reference, typically a crystal oscillator, as seen in Fig. 2.16. The VCO generates the desired output signal at the desired frequency, which is determined by the control Voltage, $V_{vco}$. $V_{vco}$ is generated by the PD, CP, and LF, by comparing the current output signal to the reference frequency. By adjusting the divider, the output frequency can be changed.

The input signal will be compared to the VCO output by the PD. The PD will give the phase error and it can adjust the VCO output frequency to keep the phases matched. The PLL output frequency is $N$ times higher than the input frequency (e.g. reference frequency) and $N$ can either be an integer or a fractional number. Fig. 2.16 shows the basic topology of a PLL.

![PLL Basic Topology](image)

**Fig. 2.16 PLL Basic Topology**

- Voltage Controlled Oscillator
The output frequency of the VCO is related to the control voltage. Fig. 2.17 shows the relationship between the control voltage and the output frequency. Ideally, output frequency and control voltage are linearly correlated as follows:

\[ f_{out} = f_{min} + K_{VCO} V_{control} \]  

Fig. 2.17 VCO Output Frequency vs. Control voltage

The simple phase detector is shown in Fig. 2.18 generates the phase difference between two inputs, one input is the reference frequency, and the other input is the feedback signal from the VCO. The output voltage from the phase detector can be used to control the VCO to maintain a constant phase difference between the two inputs. If the phase of the reference signal is ahead of the VCO output phase, this will speed up the VCO output frequency. On the other hand, if the reference phase is lagging behind the VCO output phase, it will force the VCO output frequency down. These two conditions are called UP and DOWN, respectively. If there is no phase difference, the output will be zero (i.e. in-phase condition).
The operation of the phase detector can be described using the state diagram in Fig. 2.19 [50].

The two digital signals produced by a PD have to be converted back into an analog control signal at the input of the VCO, and the circuit most commonly used to do this is called a charge pump. A charge pump is made of two controllable current sources connected to a common output, as shown in Fig. 2.20. The outputs from the phase detector turn on one of the two current sources, which either charges or discharges capacitors attached to the VCO input [50].
The VCO is a voltage-controlled component. However, the output of the charge pump is current. Therefore, a loop filter is employed in the circuit [50]. The basic structure of the loop filter is shown in Fig. 2.21.

Fig. 2.21 Basic Structure of a Loop Filter

The Low-Pass Filter (LPF) impedance can be expressed by the following equation:

\[ V_c = I \times \frac{1 + sC_1R}{S(C_1 + C_2)(1 + sC_2R)} \]  \hspace{1cm} (2.26)
Where $C_S = \frac{C_1C_2}{C_1 + C_2}$, and $C_2$ is the high frequency pole.

- PLLs may include a divider between the oscillator and the feedback input to the phase detector to produce a frequency synthesizer. A programmable divider is particularly useful in radio transmitter applications, since a large number of transmission frequencies can be produced from a single stable and accurate, but expensive, quartz crystal–controlled reference oscillator.

### 2.7.1 PLL Transfer Function and Phase Noise Analysis

According to the PLL frequency model shown in Fig 2.22, the transfer function can be written as [50]:

\[
\theta_o(s) = \frac{\omega_n^2 \left( \frac{2\xi}{\omega_n} s + 1 \right)}{s^2 + 2\xi\omega_n s + \omega_n^2}
\]  

(2.27)

Where $\omega_n = \sqrt{\frac{IK_{VCO}C_1}{2\pi N}}$ is the natural frequency and $\xi = \frac{R}{2} \sqrt{\frac{K_{VCO}C_1}{2\pi N}}$ is the damping constant.

Each component in the PLL system generates noise, such as VCO noise, reference signal noise, frequency divider noise, phase detector noise, charge pump noise, and loop filter
noise. The noise in the PLL system is generally referred to as phase noise, which is a measure of how much the output diverges from an ideal impulse function in the frequency domain [50]. The output signal of the synthesizer can be expressed as:

\[
V_{\text{out}}(t) = V_o \cos[\omega_{\text{LO}}t + \varphi_n(t)]
\]

(2.28)

Where \(\omega_{\text{LO}}t\) is the desired phase of the output, \(\varphi_n(t) = \varphi_p \sin(\omega_m t)\) represents random fluctuations in the phase of the output due to any of the noise sources, \(\varphi_p\) is the peak phase fluctuation, and \(\omega_m\) is the offset frequency from the carrier. Phase noise is reported relative to the carrier power as shown by the following equation:

\[
\varphi_n^2(\Delta\omega) = \frac{\text{Noise}(\omega_{\text{Lo}} + \Delta\omega)}{P_{\text{carrier}}(\omega_{\text{Lo}})}
\]

(2.29)

Noise transfer function in the loop can be broken down into two parts, one for the VCO and one for the rest of the components. The noise for the rest of the components is given by:

\[
\frac{\varphi_{\text{noise output}}(s)}{\varphi_{\text{noise input}}(s)} = \frac{\frac{IK_{\text{VCO}}}{2\pi \cdot c_1} (1 + RC_1 s)}{s^2 + \frac{IK_{\text{VCO}}}{2\pi \cdot N} RS + \frac{IK_{\text{VCO}}}{2\pi \cdot N c_1}}
\]

(2.30)

The VCO noise can be expressed as [50]:

\[
\frac{\varphi_{\text{noise output}}(s)}{\varphi_{\text{noise input}}(s)} = \frac{s^2}{s^2 + \frac{IK_{\text{VCO}}}{2\pi \cdot N} RS + \frac{IK_{\text{VCO}}}{2\pi \cdot N c_1}}
\]

(2.31)
2.8 All Digital Phase Lock Loops

CMOS scaling into the nanometer region has resulted in improved timing accuracy, lower power consumption, and increased density of digital logic gates, as compared to analog circuits which suffers from supply voltage reducing and gate leakage increasing [14] [51]. Based on the advantages of technology improvement, the ADPLLs have been studied and utilized in various areas for a number of years [14] [21] [44] [49]. In mainstream system structures, there are two different topologies of ADPLLs: Time-to-Digital Converter (TDC) based ADPLLs [14], and Phase Frequency Detector (PFD) based, or Bang Bang (BB), ADPLLs [52]. Both topologies have advantages compared to traditional PLLs. ADPLLs tend to reduce chip area, power consumption, and provide higher compatibility, testability, and programmability to the whole system. Most of the functional blocks of ADPLLs can be designed based on a digital design flow as shown in Fig. 2.23 [49].

The design procedure for digital logic circuits is now highly sophisticated with synthesis, layout, and verification of the circuit being automated with design tools. To achieve excellent performance, layout in analog circuits needs to be designed meticulously, which is costly and time-consuming. On the other hand, most of the functional blocks of ADPLLs can be synthesized from standard cells and automatically Place and Routed (P&R) using synthesis tools [14] [49].
The basic ADPLL system includes a TDC, which performs the function of the PD, a digital filter to replace the analog filter, and a DCO to replace the VCO, as shown in Fig. 2.24. The various PLL categories are shown in Table 2 [53]:

**Table 2: Categories of PLLs**

<table>
<thead>
<tr>
<th>PLLs</th>
<th>Phase detector or comparator</th>
<th>Loop Filter</th>
<th>VCO/DCO</th>
</tr>
</thead>
<tbody>
<tr>
<td>Analog PLL</td>
<td>Analog</td>
<td>Analog</td>
<td>Analog</td>
</tr>
<tr>
<td>Digital PLL</td>
<td>Digital</td>
<td>Analog</td>
<td>Analog</td>
</tr>
<tr>
<td>All Digital PLL</td>
<td>Digital</td>
<td>Digital</td>
<td>Digital</td>
</tr>
</tbody>
</table>
Fig. 2.24 shows the TDC based ADPLL topology [14].

As mentioned previously, all blocks in the TDC based structure are designed using standard cells. The basic structure of the TDC, shown in Fig. 2.25, is called the Vernier-delay-line based TDC, which has high resolution. The Vernier-delay-line utilizes two delay chains with delays $T_{DEL1}$ and $T_{DEL2}$. The reference signal and divided clock from the DCO output propagate through the delay line, and the time difference between them is decreased by $T_R = T_{DEL1} - T_{DEL2}$ after each stage [54].
In the DCO design, the P&R scheme introduces variations which cause nonlinearity in frequency tuning. Fig. 2.26 shows the TDC-less ADPLL [52].
Fig. 2.27 shows the bang-bang frequency and phase detector.

The two input latches are used to detect the arrival of an edge on the reference and feedback clocks, respectively. A mutual exclusion element determines which of the two edges arrived first, and stores the result in a set-reset flip-flop. A self-timed reset loop determines that all events have taken place, and generates a reset pulse that prepares the PFD for future edges of the reference and feedback clocks [52].
The structure of the digital Sigma Delta (ΣΔ) modulator is shown in Fig. 2.28 [55].

![Fig. 2.28 MASH-3 ΣΔ Modulator Topology](image)

The ΣΔ modulator is used to encode the fractional frequency generated by the loop filter into dithering signals for the DCO, effectively increasing its frequency resolution.

### 2.8.1 ADPLL Transfer Function

Fig. 2.29 shows the linearized s-domain model of the Type I ADPLL [56], where the loop filter has been modified into a normalized gain stage, which has only one pole.

![Fig. 2.29 S-domain Mode of a Type I ADPLL](image)

The open loop transfer function $H_{ol}(s)$ is [56]:

$$H_{ol}(s) = \frac{f_R / LSB}{K_{DCO}} \frac{1}{s} \frac{1 - sT_R}{K_{DCO} * 2\pi}$$
If the assumption of DCO gain is accurate, then Equation 2.36 can be simplified into:

$$H_{ol}(s) = \frac{\alpha f_R}{s} \quad (2.33)$$

The closed-loop transfer function can be expressed as:

$$H_{cl} = \frac{N H_{ol}}{1 + H_{ol}} = N = \frac{N \alpha f_R}{s} \quad (2.34)$$

All components in this section are assumed to be noiseless. In practice, the reference source (i.e. crystal oscillator), loop filter, phase detector, and DCO will add extra noise to the system. The higher order noise analysis can be found in [50] [56]. More design details about ADPLLs can be found in [56]

### 2.9 Basic Theory of Injection Locking

In the early 17th century, Christiaan Huygens found that the pendulums of two clocks on a wall moved in unison if the two clocks were close each other. The pendulums would eventually shift to the same frequency and would be 180° out of phase. This might be the first record of frequency synchronization or injection locking. Many years later, injection locking became useful in a number of applications, including frequency division, quadrature generation, and oscillators with finer phase separations [57]. The injection locking phenomena has been researched by Adler, Kurokawa, and many others. In a traditional LC oscillator, shown in Fig. 2.30(a), the resonant frequency is given by:

$$w_0 = \frac{1}{\sqrt{LC}} \quad (2.35)$$
If we generate $\phi_0$ by adding a sinusoidal current to the drain current of M1 and if the amplitude and the frequency of $I_{\text{inj}}$ are chosen properly, the circuit will oscillate at $w_{\text{inj}}$ rather than $w_0$ and injection locking occurs [57]. From the phasor diagram shown in Fig 2.34, the equation of locking range can be deduced as follows:

$$\sin\phi = \frac{I_{\text{inj}}}{I_T} \sin\theta$$

(2.36)

Fig. 2.30 (a) Conceptual oscillator. (b) Frequency Shift by Injection Current

Fig. 2.31 Phase Difference between Input and Output

After expanding Equation 2.40 we get:
\[
\sin \phi = \frac{I_{inj} \sin \theta}{\sqrt{I_{osc}^2 + I_{inj}^2 + 2I_{osc}I_{inj} \cos \theta}}
\]  

(2.37)

This equation can reach a maximum of:

\[
\sin \phi_{0,\text{max}} = \frac{I_{inj}}{I_{osc}}
\]  

(2.38)

In Fig. 2.20(a), the phase difference between the input and the output reaches \(90^\circ + \phi_{0,\text{max}}\), and forms the phase shift of LC resonance as shown below:

\[
\tan \alpha \approx \frac{2Q}{w_0} (w_0 - w_{inj})
\]  

(2.39)

Combining Equations 2.41 to 2.43, the new equation is given as:

\[
\omega_0 - \omega_{inj} = \frac{\omega_0}{2Q} \cdot \frac{I_{inj}}{I_{osc}} \cdot \frac{1}{\sqrt{1 - \frac{i_{inj}^2}{I_{osc}^2}}}
\]  

(2.40)

If \(I_{inj} \ll I_{osc}\), \(\phi_0\) is very small, and \(\sin \phi_0 \approx \tan \phi_0\), Equations 2.38 and 2.40 can be simplified into:

\[
\sin \theta = \frac{2Q I_{osc}}{\omega_0 I_{inj}} (\omega_0 - \omega_{inj})
\]  

(2.41)

The locking range is based on the injection level, \(I_{inj}\). The general equation of locking range is given by:

\[
w_L = \frac{w_0}{2Q} \cdot \frac{I_{inj}}{I_{osc}}
\]  

(2.42)

Further details about injection locking can be found in [21] [58] - [63].

### 2.10 Chapter Conclusion

Compared to traditional analog PLLs, ADPLLs have many advantages. ADPLLs are highly integrable in digital systems, which occupy smaller chip area and consumes less power. ADPLL design is less susceptible to layout issues compared to analog design.
Traditional PLLs tend to have better phase noise performance than ADPLLs, but designers have tried to address this with elaborately designed fractional ADPLLs [59] - [63].
3 Chapter: Design and Architecture

3.1 Introduction

System level architecture, digital function blocks and the pulse injection technique are described in this chapter. Section 3.2 proposes the pulse injection locked methodology and the advantages of this technique. A novel system-level architecture is illustrated in section 3.3. The individual functional blocks are described in Sections 3.4 through 3.8, including oscillator structure, pulse generator design, Serial to Parallel (S/P) shift register design, clock tree design and control method.

3.2 Pulse Injection Technique

Since the first observation of the injection locking phenomenon [58] – [63], it has been widely utilized in various areas, such as frequency synthesizers, clock distribution and clock recovery. Before discussing the ideal pulse, an ideal square wave is introduced first to demonstrate the relation between different sub-harmonics and output power. Typically, the crystal oscillator generates a low noise signal. However, this kind of oscillator is usually operating between several megahertz to hundreds of megahertz, which is hard to incorporate with mainstream wireless communication operating frequencies (from hundreds of megahertz to several gigahertz). In some cases, the output signal of a crystal oscillator is a sinusoidal wave which further complicates direct use for current design. In those cases, an input buffer (e.g. two inverters connected in series) can be deployed between the crystal oscillator and the pulse generator, as shown in Fig. 3.1. Hence a sinusoidal wave can be converted into a square wave, as shown in Fig. 3.2.
The Sub-harmonic injection-locked technique is an effective approach to address the issue of the low crystal oscillator frequency. As is well known, an ideal square wave contains higher order harmonic signals, as shown in Fig. 3.3 [64].
Fig. 3.3 Fourier Decomposition of Ideal Square Wave

Fig. 3.3 can be explained through Fourier series given by equation 3.1:

\[ x(t) = \frac{1}{2} + \frac{2}{\pi} (\cos t - \frac{1}{3} \cos 3t + \frac{1}{5} \cos 5t - \frac{1}{7} \cos 7t + \frac{1}{9} \cos 9t) \]  

(3.1)

Although an ideal square wave contains higher order harmonic signals, it suffers from power degradation when the harmonics order increases, as shown in Fig 3.4.
In reality, however, there is no ideal square wave, as shown in Fig 3.5, and non-ideal square waves have finite rise/fall times which affect the magnitude or the power of harmonic signals.

The general equation to describe a non-ideal square wave is given by equation 3.2 [63]:

\[ F(j\omega) = \frac{1}{(j\omega)^2} H(j\omega) \]  \hspace{1cm} (3.2)

To get the result of \( F(j\omega) \), \( H(j\omega) \) can be calculated first with the assumption of \( \omega = n\omega_0 \):

\[ H(j\omega) = \int_0^T \frac{d^2f(t)}{dt^2} e^{-jn\omega_0 t} dt \]  \hspace{1cm} (3.3)
According to complex deduction, the $N^{th}$ harmonic coefficient of non-ideal square wave can be expressed as:

$$C_{n, real} = \frac{\varepsilon}{T} \cos\left(-n\pi \frac{\delta + \varepsilon}{T}\right) \text{sinc}(n\pi \frac{\delta}{T}) \text{sinc}(n\pi \frac{\varepsilon}{T})$$  \hspace{1cm} (3.4)

Where $\varepsilon$ is the effective duty cycle of the signal period, and $\delta$ is the rise/fall time.

Moreover, the pulse width or duty cycle also affects the injection signals’ power. From [63], the amplitude has been normalized to 1v for simplification of analysis.

![Diagram showing the relation between duty cycle and power degradation](image)

**Fig. 3.6 The Relation Between Duty Cycle and Power Degradation**

As shown in Fig. 3.6 [63], the relationship between duty cycle and power of different harmonics can be derived. The signal power deviation of the higher order harmonics, such as 7th harmonic is generally more sensitive to the pulse width compared to lower harmonics, as seen with the 3rd and 5th harmonics for instance. In Fig. 3.6, the maximum signal power changes according to different harmonics. Moreover, the power of the square wave signal which will be used as an injection signal for an injection locked
DCO and it will be discussed in the following part, affects the phase noise performance and the locking bandwidth of the locked signals [57]. As described by Equation 3.5:

\[
\Delta \omega = \frac{\omega_0 I_{inj}}{2Q \Omega_{osc} \left(1 - \frac{I_{inj}}{I_{osc}}\right)^2}
\]

Where \(\omega_0\) the free running frequency of the DCO, \(Q\) is the quality factor of the oscillator, \(I_{inj}\) and \(I_{osc}\) are the current of injected signal and free running oscillator respectively, and \(\Delta \omega\) is the locking bandwidth of the target harmonic.

Fig. 3.7 [63] shows the power of the 3rd harmonic with the relationship between duty cycle and rise/fall times. The power of the 3rd harmonic has a maximum value at 17% duty cycle and with a minimum rise/fall time (assumed to be 10% of the total period for this analysis). As a result, the proper duty cycle should be found to achieve the maximum harmonic injection power. More analysis on the relation between pulse width and harmonic power is described in [63]. Based on the relationship between the signal power, harmonics and duty cycle, the current design can be locked from the 2nd up to the 15th sub-harmonic at the expense of decreasing the locking bandwidth and phase noise performance with increasing sub-harmonic order (i.e. lower injection frequency). More details are shown in Chapter 5.
Fig. 3.7 3\textsuperscript{rd} Harmonic Power as a Function of Injection Signal Duty Cycle and Rise/Fall Time

As mentioned in previous work [26], oscillator jitter accumulates due to the uncertainty in the earlier oscillator transitions affecting all the following transitions. Therefore, the signal quality degrades. As shown in Fig 3.8, jitter of the free running oscillator will accumulate at both edges of the oscillator output.

Fig. 3.8 Free Running Oscillator Wave Form with Jitter Accumulation
The time domain illustration of the proposed pulse injection-locking method is shown in Fig. 3.9. When the output of the free running oscillator operates within the locking bandwidth, the output frequency of the free running oscillator will be locked to the corresponding sub-harmonic. In Fig. 3.9, the ring oscillator is locked to the 3rd sub-harmonic of the injection signal. For 3rd sub-harmonic injection locking, the injection clock has small duty cycle compared to the oscillator period. Moreover, the oscillating frequency of the free running oscillator is approximately three times higher than the injection clock. In the first and second clock cycles, random jitter is accumulated. During the third clock cycle, the reference pulse is injected into the free running oscillator which forces the free running oscillator to stop operating until the rising edge of the pulse injection clock. This greatly reduces the jitter accumulation such that the noisy signal of the DCO is corrected by the low noise injection edge [49]. However, random jitter will accumulate in the following cycles. Therefore, the reference pulse needs to be injected into the oscillator periodically.

Fig. 3.9 Pulse Injection Method in Time Domain
In this work, the injection port is designed as an active high tristate inverter with output buffer, as shown in Fig 3.10.

**Fig. 3.10 Active High Tristate Inverter with Output Buffer**

As shown in Fig. 3.10, the tristate inverter is composed of transistors N1-N6 and transistors N7-N10 form an output buffer. When the control signal goes high, the output will invert the input. If the control signal goes to low, N1 and N4 will be turned off, forcing the output to stop inverting the input.
3.3 Top Level Design

The top level design of the injection locked oscillator is described in this section, as shown in Fig. 3.11. More details about building blocks will be discussed in the following sections.

![Diagram of Proposed Injection Locked Ring Oscillator of the High-Frequency Oscillator](image)

**Fig. 3.11 Proposed Injection Locked Ring Oscillator of the High-Frequency Oscillator**

The reference signal passes through the pulse generator to generate a low duty cycle injection clock (i.e. periodic narrow injection pulses). The clock tree uses a clock distribution method so that the injection clock arrives at the different injection ports of a DCO within 8pS of each other, based on simulation results. If the arrival time difference of injection signals is too large, the phase noise performance of the system and the locking band width will be affected. The proposed DCO is composed of a ring oscillator based on the design of [65]. The enable signal of each tristate inverter is connected to a thermometer decoder output whose input is the Frequency Control Word (FCW). The FCW comes from
a Serial to Parallel (S/P) shift register that can be loaded using external signals. The 8-bit input signal representing the FCW is decoded into a 256-bit thermometer code.

The output frequency out the ILRO is expressed as:

\[ f_o = N \times f_{ref} \]  

Where \( f_o \) is the output frequency of ILRO, \( f_{ref} \) represents the operating frequency of the injection clock, and \( N \) is the order of the injection locked harmonic (e.g. \( N \) can be any integer number).

Based on the High-Frequency ILRO structure, a Low-Frequency ILRO was built in the proposed work that is using the same topology and injection locked method as the High-Frequency ILRO. However, it will not be discussed in detail due to its phase noise performance.

### 3.4 Digitally Controlled Ring Oscillator Design

The traditional ring oscillator has the fixed oscillating frequency \( f_{out} = \frac{1}{2t + n} \), where \( t \) represents the propagation delay for a single inverter and ‘\( n \)' represents the number of inverters in the closed loop chain (in a single output structure, \( n \) must be an odd number).

In the differential structure, \( n \) can be any positive number), as shown in Fig. 3.12.

![Fig. 3.12 Three Stages Ring Oscillator](image)

The proposed DCO is composed of a ring oscillator based on the design of [65], where the oscillator is a matrix of 5 columns and 64 rows of tristate inverters for the high frequency output oscillator, as shown in Fig. 3.13.
Each component of the oscillator array is a tristate inverter as shown in Fig. 3.10. It should be noted that the maximum output frequency is limited by the vendor supplied digital library. The proposed work utilizes the academic version of the library which does not include a tristate inverter standard cell. The tristate inverter function was accomplished using a tristate buffer in series with an inverter. Therefore, the number of delay cells and load capacitance in the oscillator matrix is significantly increased thereby reducing the output frequency. Changing the load capacitance of the tristate inverters can adjust the output frequency [47] [49]. For example, as shown in Fig. 3.14.
Fig. 3.14 Operational Matrix

Each alphanumeric represents a tristate inverter. Number 1 through 20 are frequency tuning units, and letters A through E are injection ports. For this design, to hold the oscillator at the minimum operating frequency, the first row of frequency tuning units and entire column of injection ports are enabled. Under this condition, the inverter matrix has the minimum drive strength but drives the full load capacitance of the oscillator. Therefore, the output free running frequency of the oscillator is at a minimum value, as shown in Fig 3.15.
At the second tuning step, more tristate inverters are enabled, as shown in Fig 3.16. In the second row, frequency tuning units 5 and 6 are enabled while the first row remains enabled. At this time, the total load capacitance value remains approximately the same, however, the total drive strength of the DCO increases, hence the output frequency increases. At the highest tuning step, all tristate inverters are enabled, which leads to the peak drive strength and the maximum output frequency of the DCO.
3.5 Pulse Generator

A pulse generator block was designed for pulse injection-locked method. As mentioned before, the pulse width determines the power of the harmonic signals [63]. The pulse generator structure is shown in Fig. 3.17.

The pulse width of the injected pulse is controlled by a voltage-controlled delay line. The difference in delay along the inverter path and injection signal provides a narrow negative going pulse at the output of the NAND gate. The width of the pulse can be controlled by varying the number of delay stages or varying the supply voltage of the delay stages.

Fig. 3.16 The Second stage of Frequency Tuning

Fig. 3.17 Pulse generator
3.6 Serial to Parallel Shift Register

One of the important function blocks is Serial to Parallel (S/P) shift register. This digital block has 21 control bits for frequency tuning (18 bits), and output selection (3 bits). If each of FCW related ports is allocated an individual Input or Output (I/O) port on the chip, the number of chip pins would be doubled (24-pin package form into 40-pin package). Hence, a common S/P shift register was chosen to reduce the number of package pins. Fig 3.18 shows the architecture level of S/P shift register.

Fig. 3.18 4-bit Serial In Parallel Out (S/P) Shifter Register

The operation flow is depicted as follows. Under the initial conditions, all flip-flops (FFA to FFD) are in the reset state, and the outputs from Out A to Out D are "0", therefore no data is output. If a logic high passes through the input pin, then on the rising edge of the 1st clock the output A will be set to logic "1" with all other outputs remaining in the previous logic value "0". In the 2nd clock cycle, the input data remains as logic "1", then both output A and B have the output logic of "1", while outputs C and D remain constant at logic level “0”. During the 3rd and 4th clock cycles, two "0" are sent to the input port sequentially. The output logic of A, B, C, and D will be "0-0-1-1" respectively. The two logic "1" is shifted
one place along the register to the right as it is now at Out C and Out D. At the same time the Load command is triggered, changing from logic "0" to "1". Then the data has been converted from a serial data input signal to a parallel data output. The truth table and following waveforms show the propagation of the logic “1” through the register from left to right as shown in the Fig 3.19. The proposed work requires 21 control bits, therefore, the 4 bit S/P shift register was modified to include 21 bits.

![Fig. 3.19 4-bit Shift Register Timing Table](image-url)
3.7 Clock Tree Design

In section 3.4, the digitally controlled oscillator core was discussed, which employs a large number of tristate inverters (i.e. the oscillator includes 5 columns by 64 rows). The oscillator also includes 64 injection ports. Injection signal arrival time at the different ports is a critical issue that can affect the injection-locking performance. Under ideal conditions, all injection signals should arrive at the injection port at the same time, with only a slight time difference on the scale of picoseconds. An appropriate clock distribution method can mitigate signal arrival time mismatch. Two similar approaches to satisfying the clock distribution are H-tree and X-tree designs, as shown in Fig 3.20 [66].

![H-tree and X-tree](image)

**Fig. 3.20 Symmetric H-tree and X-tree Clock Distribution Method**

However, X-tree and H-tree distribution methods are difficult to implement in this design because all of the components are Place and Routed (P&R) automatically, and all the injection ports are placed on the edge of the oscillator block which makes it difficult to form the shape of either an X tree or an H tree.

An alternate approach is using a symmetric buffer tree, as shown in Fig. 3.21.
Fig. 3.21 Clock Distribution Tree

The input signal comes from the pulse generator. After passing the first buffer, the injection signal propagates to four similar buffers generated by the P&R tool. Then each of the previous buffer drives an extra four paralleled smaller size buffers. Finally, one injection signal splits into 64 unified signals. Finally, the injection signals arrive at the different injection ports of the DCO at the same time with a very small time difference.

3.8 Oscillator Core Control Mechanism

A binary to thermometer decoder was used to generate the tristate inverter control signal of the oscillator core frequency tuning units in this design. Table 3 shows the truth table for a 3-bit binary to thermometer decoder.
Table 3 3-bit Binary to Thermometer Decoder Truth Table

<table>
<thead>
<tr>
<th>Binary In</th>
<th>Thermometer Code Out</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>0000000</td>
</tr>
<tr>
<td>001</td>
<td>0000001</td>
</tr>
<tr>
<td>010</td>
<td>0000011</td>
</tr>
<tr>
<td>011</td>
<td>0000111</td>
</tr>
<tr>
<td>100</td>
<td>0001111</td>
</tr>
<tr>
<td>101</td>
<td>0111111</td>
</tr>
<tr>
<td>110</td>
<td>0111111</td>
</tr>
<tr>
<td>111</td>
<td>1111111</td>
</tr>
</tbody>
</table>

Fig. 3.22 shows the operating steps for this. Fig. 3.22(a) depicts the input binary control bits as 110 and Fig. 22(b) shows the control bits as 111. To control 256 components of oscillator, an 8-bit S/P shift register is used to import all data into the system, and it takes 8 clock cycles to complete importing data.

![Diagram](image_url)

**Fig. 3.22 Frequency Control Words and Enabled Components**
3.9 Conclusion

The pulse injection locking technique and top level design of the proposed work are discussed in this chapter. The relationship between pulse width and output power for the different harmonic components is discussed in numerical equations and simulation results. Moreover, the details of the building blocks are discussed in this chapter and operating principle of individual blocks and oscillator tuning method are depicted in this chapter as well.
Chapter: ILRO Simulation Results

Chapter 4 focuses on the ILRO simulation results. The simulation results of the individual digital blocks are shown in sections 4.1 through 4.3. In section 4.4 the ILRO simulation results are illustrated in detail including, free running frequency tuning range and frequency variation with different supply voltages. Moreover, the locking bandwidth and the injection locking phase noise for different sub-harmonics are also shown in Section 4.4.

4.1 Clock Tree Simulation Results

The test bench for the clock tree is shown in Fig.4.1. A clock signal with 50% duty cycle is generated by a signal source and then the clock signal input to a pulse generator that generates a narrow injection pulse. Finally, a one input 64 output clock tree function block generates 64 injection pulse signals with relatively small timing skew.

The simulation result for the clock tree outputs is shown in Fig. 4.2(a). The maximum timing skew of the clock tree outputs is approximately 6pS. The green curve represents the 47th output signal of the clock tree, and the red curve shows the 9th output signal of the clock tree. The time difference is measured from the 50% of the rising edges of the green curve and red curve, respectively. Ideally, the output signals of the clock tree should be overlapped without timing skew. However, at the layout level, all components are P&R automatically and is therefore limited by the P&R routing algorithms. For this design, no special timing constraints we’re placed on the injection clocks, however, it should be possible to further reduce the timing skew with additional timing constraints at the expense of a slightly more complex design. Also, the timing would need to be modified
when porting the design to a new process technology. Additionally, Fig. 4.2(b) shows the all 64 fan-out signals. As can be seen, the duty cycle of the injection signal is greatly reduced compared to the 50% duty cycle input clock. The disturbances on the top of the signal are caused by the digital noise generated by the closely located DCO.

Fig. 4.1 Test Bench of Clock Tree
Fig. 4.2(a). The Simulation Result of Clock Tree Outputs

Fig. 4.2(b). The Overall view of the Clock Tree Outputs

4.2 Pulse Generator Simulation Results

This section presents the simulation results for the pulse generator. As shown in Fig. 4.3, the red curve and the blue curve represent the output signal of the pulse generator with different supply voltages. At the 50% point of the rising and falling edge two
measuring points are placed and the pulse width is calculated from the time difference between these two points. With the maximum supply voltage (1.1V), the pulse width is approximately 85pS. With minimum supply voltage (0.7V) the pulse width is approximately 270pS.

By varying the supply voltage of the pulse generator, different pulse widths can be achieved and the relationship between pulse width and supply voltage is shown in Fig. 4.4. As mentioned previously [63], to achieve the optimal phase noise and locking bandwidth for different harmonics, the pulse width should cover the range from approximately 5% to 17% duty cycle depending on the order of output harmonic.

![Graph showing zoomed in pulse width with different supply voltages](image)

Fig. 4.3 The Zoomed In Pulse Width with Different Supply Voltages
4.3 S/P Shift Register Simulation Result

The test bench setting of the S/P shift register is shown in Fig. 4.7. The S/P shift register has four input ports: rest (reset), data_in, clock, and enable. In addition, the reference clock is generated by a square wave generator and the rest control signal is generated by programmable signal sources in Cadence (i.e. ‘Voltage Piece Wise Linear (VPWL)’). The power supply of the shift register uses the same voltage as the oscillator core.

The simulation results of the S/P shift register are shown in Fig. 4.6. The clock is used for shifting the FCW into registers operating at 500MHz. In reality, the operating frequency of the clock on the physical test chip can be much lower. The ‘Data In’ contains a serial representation of the FCW. For the simulation results in Fig. 4.6 the data series is ‘10101011_0101110011_101’. The first 8 bits (starting from the left side of the series),
from Out01 to Out08, belong to the HF output oscillator FCW, and the following 10 bits, from Out09 to Out18, control the free running frequency of the Low-Frequency (LF) oscillator. The last 3 bits control the MUX1, MUX2 and system enable port respectively.

The data stream will load into the system when the ‘Load’ signal goes high. The ‘Data Out’ is used to verify that the input data series is equal to the output data series. If the two data streams are identical, the system configuration control is operating appropriately.

Fig. 4.5 Test Bench for S/P Shift Register
As shown in Fig. 4.7, this test bench is used for verifying the function of the ILRO. The thermometer decoder is used for coding a binary code into a thermometer code. The pulse generator and clock tree are combined together to provide the injection signals. The ILRO is the main core oscillator of the proposed design.

According to previous studies [47], varying the supply voltage of the oscillator core leads to a change in the output frequency due to variations in the charging and discharging time of the oscillator’s paracitic load capacitances. As shown in Fig. 4.8, the output frequency of the ILRO increases with increased supply voltages as expected. At the maximum FCW (255) and supply voltage (1.1V), the operating frequency of ILRO is 1.95GHz. At the minimum supply voltage (0.9V) the operating frequency is 1.41GHz.
Fig. 4.7 Test Bench for Frequency Tuning, Injection Locking, and Locking Bandwidth

Fig. 4.8 Frequency Tuning with Different Supply Voltages
The locking bandwidth and tuning step sizes simulation results are shown in Fig. 4.9. As the frequency decreases the locking bandwidth decreases. In order to provide accurate tuning of the ILRO a locking bandwidth of at least three times of the tuning step size is required [63]. The tuning step size is 1.1 MHz at 1.78GHz and increases to 14MHz at 490MHz. It should be noted that higher order sub-harmonic injection can be supported with a reduced frequency range (i.e. increased minimum operating frequency). At the maximum operating frequency, the 3rd harmonic injection locking bandwidth is 255MHz and decreases to 43MHz at the 490MHz operating frequency. Based on the general equation of locking bandwidth [57]:

\[
\omega_L = \frac{\omega_0}{2Q} \cdot \frac{I_{inj}}{I_{osc}}
\]

(4.1)

When \(\omega_0\) (free running frequency), controlled by FCW, decrease the locking bandwidth decreases as well, which is in agreement with the simulation results.

Fig. 4.9 Locking Bandwidth and Step Size of the 3rd harmonic Injection Locking
A simulation of 3rd harmonic injection locking in the time domain is shown in Fig. 4.10. In Fig. 4.10, the oscillator output frequency, blue curve, is three times higher than the injection clock, red curve. In the unlocked stage, the jitter of the free running oscillator will be continuously accumulated. However, in the locked stage, the injection clock, which is a low noise periodic signal, will be injected into the free running oscillator during every third clock cycle. As shown in Fig. 4.10, the free running oscillator is locked to the injection clock at the rising edge of every third clock cycle. The stop oscillating time is the period of time when the oscillator is disable when injection clock is low. A simulation of 9th harmonic injection locking in the time domain is similar to 3rd harmonic injection locking with an output frequency nine times higher than the injection clock, as shown in Fig. 4.11.

![Graph showing 3rd sub-harmonic injection locking simulation in time domain](image)

**Fig. 4.10 3rd Sub-harmonic Injection locking Simulation in Time Domain**
The phase noise simulation results for the oscillator operating at 1.62GHz are shown in Fig. 4.11. The blue curve shows the simulated free running oscillator phase noise. The red curve and black curve represent the phase noise of the 3rd and the 9th harmonics injection locking. At 1MHz frequency offset, the phase noise of the 3rd harmonic injection locking oscillator is -133.1dBc/Hz, and has an approximately 30dB improvement compared to the phase noise of free running oscillator at the same frequency offset. If comparing the phase noise values of the 3rd and the 9th harmonic at the same frequency offset, we can find the phase noise performance degradation follows the equation:

\[ PN_{diff} = 20 \times \log \frac{N_1}{N_2} \]  

(4.2)

Based on the simulation result, \( N_1 \) equals to 3 and \( N_2 \) equals to 9. Therefore \( PN_{diff} \) equals approximately -9.5dB which is in good agreement with the simulation results. The small variation is believed to be due to the accuracy of the device models used in the simulations.
Fig. 4.12 Simulated Phase Noise at 1.62 GHz

4.5 Conclusion

The simulation results of individual blocks are illustrated in this chapter. The simulation results include clock tree, pulse generator, S/P shift register simulation results. Additionally, some critical parameters of ILRO are elaborated in the chapter, such as frequency tuning range, locking bandwidth, and phase noise performance. Moreover, some important data is shown on plots. The simulation results are generally in good agreement with theoretical calculations with some small differences believed to be due to the accuracy of simulation device models and the simplifications used in the theoretical models.
5 Chapter: Implementation and Measurement Results

Measurement environment settings and measurement results are illustrated in this chapter. Section 5.1 focuses on the Printed Circuit Board (PCB) design and fabricated chip description. Measurement results of the ILRO are illustrated in Section 5.2.

5.1 Fabricated Microchip and Measurement Environment Setting

The proposed synthesized ILRO was fabricated using 65nm TSMC technology. The chip was packaged in a 24-pin Ceramic Flat Package (CFP) package and mounted on a custom Printed Circuit Board (PCB).

The microphotograph of the fabricated ILRO is shown in Fig. 5.1. The red area is the ILRO core of the proposed design, and the total area of the proposed design is 31.5um by 127.5um. The pin names and Input/Output (I/O) types are listed in Table 4. PIN6 is utilized for operation states selection from fractional state to integer state. PIN11 and PIN14 are the differential outputs of the proposed work. PIN17 and PIN21 are the power supplies for the ILRO core and pulse generator. PIN18 is the input port for the injection signal coming from Signal Generator (SG). PIN7, PIN19, PIN20, PIN23, and PIN24 belong to S/P shift register. A number of pins (PIN1, PIN2, PIN5, and PIN8) were used for a second design placed on the chip that was not part of this work.

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Name</th>
<th>I/O Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>PIN1</td>
<td>CNT_START</td>
<td>Input</td>
</tr>
<tr>
<td>PIN2</td>
<td>CNT_STOP</td>
<td>Input</td>
</tr>
<tr>
<td>PIN3</td>
<td>VSS</td>
<td>Ground</td>
</tr>
<tr>
<td>PIN</td>
<td>Description</td>
<td>Type</td>
</tr>
<tr>
<td>-------</td>
<td>--------------------</td>
<td>---------------</td>
</tr>
<tr>
<td>PIN4</td>
<td>TACVDD</td>
<td>Power Supply</td>
</tr>
<tr>
<td>PIN5</td>
<td>SR_MODE</td>
<td>Input</td>
</tr>
<tr>
<td>PIN6</td>
<td>MR_MODE</td>
<td>Input</td>
</tr>
<tr>
<td>PIN7</td>
<td>RESET</td>
<td>Input</td>
</tr>
<tr>
<td>PIN8</td>
<td>VDD1</td>
<td>Power Supply</td>
</tr>
<tr>
<td>PIN9</td>
<td>VSS1</td>
<td>Ground</td>
</tr>
<tr>
<td>PIN10</td>
<td>VSS2</td>
<td>Ground</td>
</tr>
<tr>
<td>PIN11</td>
<td>OUTP</td>
<td>Output</td>
</tr>
<tr>
<td>PIN12</td>
<td>DC_BIAS</td>
<td>Power Supply</td>
</tr>
<tr>
<td>PIN13</td>
<td>EXTRA_BIAS</td>
<td>Power Supply</td>
</tr>
<tr>
<td>PIN14</td>
<td>OUT_N</td>
<td>Output</td>
</tr>
<tr>
<td>PIN15</td>
<td>VDD2</td>
<td>Power Supply</td>
</tr>
<tr>
<td>PIN16</td>
<td>VSS3</td>
<td>Ground</td>
</tr>
<tr>
<td>PIN17</td>
<td>VDD3</td>
<td>Power Supply</td>
</tr>
<tr>
<td>PIN18</td>
<td>LO_INJ_CLK</td>
<td>Input</td>
</tr>
<tr>
<td>PIN19</td>
<td>SR_CLK</td>
<td>Input</td>
</tr>
<tr>
<td>PIN20</td>
<td>SR_IN</td>
<td>Input</td>
</tr>
<tr>
<td>PIN21</td>
<td>VDD4</td>
<td>Power Supply</td>
</tr>
<tr>
<td>PIN22</td>
<td>VDD5</td>
<td>Power Supply</td>
</tr>
<tr>
<td>PIN23</td>
<td>MR_SR_OUT</td>
<td>Output</td>
</tr>
<tr>
<td>PIN24</td>
<td>SR_LOAD</td>
<td>Input</td>
</tr>
</tbody>
</table>
Fig. 5.1 Microphotograph of the Fabricated ILRO

A 4-layer custom PCB board was designed for testing the proposed design. As shown in Fig. 5.2 the test chip is placed in the top center of the PCB board. Two differential outputs with symmetrical routing were designed to provide low phase noise and drive a 50 ohm load. Additionally, a 50 ohm injection port was designed in the left top corner of the board. All three ports communicate with testing instruments through Sub-Miniature version A (SMA) connectors.

In order to reduce the total number of external power supplies, the test board uses a bank of low noise Low Drop Output (LDO) regulators as can be seen on the right side of the test board. Based on this approach, using a single external power supply can support all the necessary on-board supply voltages. The individual LDOs can also be bypassed, if necessary, allowing an external power supply to drive an on-board supply voltage.
Additionally, the FCW and states selection commands are imported into the test chip through an 8-bit level shifter, which is utilized for voltage level translation from a 3.3V test pattern generator supply voltage to the 1V digital I/O voltage of the test chip.

![Fig. 5.2 4-Layer Customized PCB Layout](image)

A schematic of the test bench of the proposed design is shown in Fig. 5.3. The figure also includes a detailed view of the custom PCB. The phase noise of the ILRO was evaluated using a Keysight E5052G signal source analyzer, and the reference signal for injection locking was generated using a PSG E8663D signal source. Communication between the computer and testing instruments was through a General Purpose Interface Bus (GPIB).
5.2 ILRO Measurement Results

Critical measurement results of ILRO are discussed in this section including frequency tuning, locking bandwidth, injection locked output signal spectrum, and phase noise the free running and injection locking oscillator.

The frequency tuning curves for the ILRO are shown in Fig. 5.4. Three curves are shown with supply voltages of 0.9V, 1V, and 1.1V respectively. The tuning range of the ILRO is from 210MHz to a maximum of 1.81GHz with a 1.1V supply. It should be noted that the maximum output frequency is limited by the vendor supplied (TSMC) digital
library. The proposed work utilizes the academic version of the library which does not include a tristate inverter standard cell. The tristate inverter function was accomplished using a tristate buffer in series with an inverter. Therefore, the number of delay cells and load capacitance in the oscillator matrix is significantly increased thereby reducing the output frequency.

![Graph](image)

**Fig. 5.4 Frequency Tuning with the Different Supply Voltages**

Additionally, the output frequency comparison between extracted simulation results and measurement results are also plotted in Fig. 5.5. It is believed that extra parasitic routing components of the final P&R design, which could not be fully simulated, are a major cause in differences between the simulation and measurement results.
The relationship between output frequency and tuning step size with a 1.1V supply is illustrated in Fig. 5.6. The step size is relatively small (less than 10MHz) when the FCW is above 55. The relatively large step size can be tolerated because the oscillator design of the proposed work has large locking bandwidth.
The free running power consumption curves of the ILRO with different supply voltages are shown in Fig. 5.7. With decreasing supply voltage or FCW, the power consumption decreases as well, which is in agreement with previous studies [49] [63].

![Power Consumption of Free Running Oscillator with Different Supply Voltages](image)

**Fig. 5.7 The Power Consumption of Free Running Oscillator with Different Supply Voltages**

The locking bandwidth and tuning step sizes of the proposed work are shown in Fig. 5.8. As the frequency decreases or injection sub-harmonic order increases the locking bandwidth decreases. In order to provide accurate tuning of the ILRO a locking bandwidth of at least three times the tuning step size is required [63]. The tuning step size is 1.3MHz at 1.8GHz and increases to 11.2MHz at 1GHz. As can be seen in Fig. 5.8, the minimum operating frequency of the 9th harmonic is 1GHz. The minimum operating frequency for the 3rd harmonic locking is 770MHz (not shown in figure). It should be noted that higher order harmonic injection can be supported with a reduced frequency range (i.e. increased minimum operating frequency).
The output spectrum with 80MHz bandwidth of the 3rd sub-harmonic locked ILRO is shown in Fig. 5.9. The output spectrum shows that any close in spurs are -80dB or lower. The far out reference spur (not shown) is -35dB.

Based on the measurement results, the phase noise performance of the locked signal with different operating frequencies gives the similar performance, therefore one of the random operating frequency is chosen by the author. The phase noise simulation and measurement results for the oscillator operating at 1.62GHz are shown in Fig. 5.10. The blue curve and the green curve show the simulated phase noise of the free running oscillator and the 3rd harmonic injection locked oscillator respectively. The red and black curves show the measured phase noise of the free running oscillator and the 3rd harmonic injection locked oscillator respectively. As can be seen, the simulation and measurement results are
closely matched. The reduced noise in the simulation results is believed to be due to the accuracy of the device models used in the simulations. Additionally, the proposed work consumes 7.15mW with 1.1V supply at 1.62GHz carrier frequency.

![Graph showing injection locked ILRO output spectrum with 80MHz bandwidth](image)

**Fig. 5.9 Injection Locked ILRO Output Spectrum with 80MHz Bandwidth**
The measured phase noise of the ILRO for the 3rd and 9th sub-harmonic is shown in Fig. 5.11. The phase noise was evaluated using a Keysight E5052G signal source analyzer, and the reference signal for injection locking was generated using a PSG E8663D signal source. The ILRO phase noise for the 3rd and the 9th sub-harmonics is -130.9 dBc/Hz and -122.6 dBc/Hz respectively, at 1 MHz offset frequency from a carrier frequency of 1.62GHz. The 3rd sub-harmonic phase noise maps to 192.7 fs RMS jitter when integrated from 1 KHz to 40 MHz.

![Fig. 5.11 Measured Phase Noise at 1.62GHz](image-url)
Sensitivity to on chip digital SWitching (SW) noise was measured by clocking six thousand closely located flip-flops with a random data pattern. The results are shown in Fig. 5.12. When the flip-flops are toggled, the SW noise is coupled into IRLO substrate and power supplies. As can be seen in the figure, when the SW turns on, the phase noise performance is degraded by approximately 5dB. It is believed that the SW noise performance could be improved with a differential oscillator design at the cost of extra area and power.

**Fig. 5.12 Comparison of Phase Noise with Digital Switching Noise On and OFF**
The performance of prior art is listed in Table 5 for comparison. The phase noise, chip area, and FOM are improved in the proposed work.

**Table 5 Performance and Comparison**

<table>
<thead>
<tr>
<th></th>
<th>[49]</th>
<th>[67]</th>
<th>[68]</th>
<th>[69]</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Freq.[GHz]</td>
<td>0.39-1.41</td>
<td>2.4</td>
<td>2.2-2.5</td>
<td>2.39-2.55</td>
<td>1-1.8</td>
</tr>
<tr>
<td>Power [mW]</td>
<td>0.78</td>
<td>12.6</td>
<td>128</td>
<td>9</td>
<td>7.15</td>
</tr>
<tr>
<td>RMS jitter [Ps] 1kHz – 40MHz</td>
<td>2.8</td>
<td>0.145</td>
<td>NA</td>
<td>4.6</td>
<td>0.1927</td>
</tr>
<tr>
<td>PN,1MHz offset frequency</td>
<td>-118</td>
<td>-129</td>
<td>-103</td>
<td>-119</td>
<td><a href="mailto:-131@1.62GHz">-131@1.62GHz</a></td>
</tr>
<tr>
<td>Locking bandwidth(MHZ)</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>240</td>
</tr>
<tr>
<td>Area(mm²)</td>
<td>0.0066</td>
<td>0.64</td>
<td>NA</td>
<td>NA</td>
<td>0.004</td>
</tr>
<tr>
<td>Topology</td>
<td>Injection locking</td>
<td>Injection locking</td>
<td>PLL</td>
<td>ADPLL</td>
<td>Injection locking</td>
</tr>
<tr>
<td>Technology</td>
<td>CMOS 65nm</td>
<td>CMOS 180nm</td>
<td>CMOS 180nm</td>
<td>CMOS 130nm</td>
<td>CMOS 65nm</td>
</tr>
<tr>
<td>FOM(^a) (dB)</td>
<td>-232</td>
<td>-246</td>
<td>NA</td>
<td>-217</td>
<td>-246</td>
</tr>
<tr>
<td>FOM(^b) (dB)@1MHz</td>
<td>-182</td>
<td>-186</td>
<td>-150</td>
<td>-178</td>
<td>-187</td>
</tr>
</tbody>
</table>

\[ FOM^a = 20 \log \left( \frac{\tau_t}{1s} \right) + 10 \log \left( \frac{P}{1mW} \right) [70] \]

\[ FOM^b = L\{f_{offset}\} - 20 \log \left( \frac{f_o}{f_{offset}} \right) + 10 \log \left( \frac{P}{1mW} \right) [63] \]

Where \( \tau_t \) is the RMS jitter, \( P \) is the power consumption, \( L\{f_{offset}\} \) is the phase noise at 1MHz offset, and \( f_o \) is the carrier frequency

### 5.3 Conclusion

The measurement environment settings are illustrated in this chapter. Comparison between measurement results and simulation results are discussed in this chapter as well.
The ILRO measurements focused on the frequency tuning range, output spectrum, locking bandwidth, and phase noise performance. Moreover, the proposed ILRO achieves excellent FOM compared with previous work.
6 Chapter: Thesis Conclusion

A fully synthesized ILRO is presented in this work. The proposed design has advantages of large frequency tuning range, small die area, large locking bandwidth, and excellent phase noise performance. All of the building blocks are synthesized from a vendor supplied standard cell library (TSMC). The design is compatible with deep submicron technologies and can be ported to more advanced technologies where the frequency tuning range, resolution, area, and power consumption can be improved with CMOS process scaling.

6.1 Accomplishments

The proposed design attempts to combine a novel injection locking technique with a fully synthesized ring oscillator. The chip area is dramatically reduced compared to the previous work [31] – [35] [63] and based on the author’s knowledge this design achieves the largest locking bandwidth for both 3rd and 9th harmonics injection locking in the 2GHz frequency range.

6.2 Issues in the Design

The extra parasitic routing components are hard to predict during the synthesizing procedures, and are a major cause in differences between simulation and measurement results. The main parasitic components generated by Cadence are capacitors, which are carried out by Capacitor Extractions. Additionally, the increasing frequency step size at lower output frequencies is a limiting factor in terms of usable output frequency range particularly for higher order harmonics.
6.3 Future Work

The low frequency step size can be improved with a larger ring oscillator array (at the cost of more power) and more advanced tuning algorithm [21]. The differential ring structure can also be introduced in future designs to enhance the noise immunity. A fractional injection locked method could also be explored for higher injection locked frequency resolution [71] [72]. Additionally, a high-speed counter and replica DCO [49] can be added for automated frequency tuning. Finally, a fully synthesized ADPLL using FPGAs could be explored [73].
References


[45] J. Lee, "Oscillators," Electrical Engineering Department National Taiwan University, Taiwan, China.


Appendices

The Verilog HDL codes are shown in following. The top view of the proposed work, and the important function blocks, such as DCO, clock tree, thermometer-decoder and shift register is shown in the following pages.

Top View Codes:

`timescale 1ns / 1ps

//////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 17:15:01 10/12/2016
// Design Name: Fully Synthesized Injection Locked Ring Oscillator
// Module Name: ILRO_TOP_VIEW
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////
module ILRO_TOP_VIEW(

//////////////////////////////////////////////////////////////////////////////
// first buffer tree parameter
//////////////////////////////////////////////////////////////////////////////
    input in_b1,

//////////////////////////////////////////////////////////////////////////////
// second buffer tree
    input sec_osc_in,

//////////////////////////////////////////////////////////////////////////////
// buffer bridge
//////////////////////////////////////////////////////////////////////////////
    output bridge_out,
    output tail_tail,

//////////////////////////////////////////////////////////////////////////////
// ther1 ther2 one team
//////////////////////////////////////////////////////////////////////////////
input clk,
input din,
input reset,
input enable_register,
output testport
);
wire fianl_output;
wire first_oscillator_test_port;
wire connection_for_sec_buffer_out;
wire enable;
wire final_select;
wire out_buffer_connectionx;
wire sec_buffer_out;
wire [4:0]first_select;
wire [2:0]sec_select;
wire [4:0]buffer_mux_osc2;
/* oscillator_1 output connect with control system */
wire o1_osc1,o2_osc1,o3_osc1,o4_osc1,o5_osc1,o6_osc1,o7_osc1,o8_osc1,o9_osc1,o10_osc1;
wire o11_osc1,o12_osc1,o13_osc1,o14_osc1,o15_osc1,o16_osc1,o17_osc1,o18_osc1,o19_osc1,o20_osc1;
wire o21_osc1,o22_osc1,o23_osc1,o24_osc1,o25_osc1,o26_osc1,o27_osc1,o28_osc1,o29_osc1,o30_osc1;
wire x_osc1;
wire [9:0]in_ther1;
wire [7:0]in_ther2;
/* oscillator 1 frequency control part with 10-bits */
wire [959:0] frequency_control_osc1;
/* oscillator 2 frequency control part with 9-bits */
wire [255:0] frequency_control_osc2;
wire [31:0]inj_osc1;
wire [31:0]buffermux;
wire inj1,inj2,inj3,inj4,inj5,inj6,inj7,inj8,inj9,inj10;
wire inj11,inj12,inj13,inj14,inj15,inj16,inj17,inj18,inj19,inj20;
wire inj21,inj22,inj23,inj24,inj25,inj26,inj27,inj28,inj29,inj30;
wire inj31,inj32,inj33,inj34,inj35,inj36,inj37,inj38,inj39,inj40;
wire inj41, inj42, inj43, inj44, inj45, inj46, inj47, inj48, inj49, inj50;
wire inj51, inj52, inj53, inj54, inj55, inj56, inj57, inj58, inj59, inj60;
wire inj61, inj62, inj64;
wire inj15, inj63;
wire o1_osc2, o2_osc2, o3_osc2, o4_osc2, x_osc2;

/////////////////////////////////////////////////////////////////////////
// buffer tree 1
/////////////////////////////////////////////////////////////////////////

first_oscillator_tree_mogai2 tree1(
    .first_in(in_b1),
    .en(enable),
    .ot(inj_osc1)
);  

/////////////////////////////////////////////////////////////////////////
// osc1 function
/////////////////////////////////////////////////////////////////////////

first_oscillator_new combine_osc1_edition2(
    .enx(frequency_control_osc1),
    .inj(inj_osc1),
    .x(x_osc1),
    .o1(o1_osc1),
    .o2(o2_osc1),
    .o3(o3_osc1),
    .o4(o4_osc1),
    .o5(o5_osc1),
    .o6(o6_osc1),
    .o7(o7_osc1),
    .o8(o8_osc1),
    .o9(o9_osc1),
    .o10(o10_osc1),
    .o11(o11_osc1),
    .o12(o12_osc1),
    .o13(o13_osc1),
    .o14(o14_osc1),
    .o15(o15_osc1),
    .o16(o16_osc1),
    .o17(o17_osc1),
    .o18(o18_osc1),
    .o19(o19_osc1),
    .o20(o20_osc1),
    .o21(o21_osc1),
    .o22(o22_osc1),
all_digital_osc1_buffer_chain_edition1 buffer_chain(

.enable(enable),
.o0(x_osc1),
.o1(o1_osc1),
.o2(o2_osc1),
.o3(o3_osc1),
.o4(o4_osc1),
.o5(o5_osc1),
.o6(o6_osc1),
.o7(o7_osc1),
.o8(o8_osc1),
.o9(o9_osc1),
.o10(o10_osc1),
.o11(o11_osc1),
.o12(o12_osc1),
.o13(o13_osc1),
.o14(o14_osc1),
.o15(o15_osc1),
.o16(o16_osc1),
.o17(o17_osc1),
.o18(o18_osc1),
.o19(o19_osc1),
.o20(o20_osc1),
.o21(o21_osc1),
.o22(o22_osc1),
.o23(o23_osc1),
.o24(o24_osc1),
.o25(o25_osc1),
.o26(o26_osc1),
.o27(o27_osc1),
.o28(o28_osc1),
.o29(o29_osc1),
.o30(o30_osc1)
.o28(o28_osc1),
.o29(o29_osc1),
.o30(o30_osc1),
.ot(buffermux),
.o31(in_b1)
);

/////////////////////////////////////////////////////////////////////////
// 1st oscillator output mux ;mux 1 fuction
/////////////////////////////////////////////////////////////////////////

mux_osc1 osc1_mux_new(
    .select(first_select),
    .d(buffermux),
    .out_buffer_connection(out_buffer_connectionx)
);

/////////////////////////////////////////////////////////////////////////
// first mux output test port
/////////////////////////////////////////////////////////////////////////

new_buffer_chain_for_demux_copy first_osc_test_portx(
    .in(out_buffer_connectionx),
    .enable(enable),
    .out(first_oscillator_test_port)
);

/////////////////////////////////////////////////////////////////////////
// buffer bridge function
/////////////////////////////////////////////////////////////////////////

buffer_chain_connection bridge(
    .en_buffer(enable),
    .in_buffer(out_buffer_connectionx),
    .out_buffer(bridge_out)
);

/////////////////////////////////////////////////////////////////////////
// thermodecoder 1 function
/////////////////////////////////////////////////////////////////////////

first_thermodecoder_new ther11(
    .IN(in_ther1),
    .ot(frequency_control_osc1),
    .enable(enable)
);

/////////////////////////////////////////////////////////////////////
// osc2 function
/////////////////////////////////////////////////////////////////////
sec_oscillator_edition1 combine_osc2_edition2(
    .en(frequency_control_osc2),
    .inj1(inj1), .inj2(inj2), .inj3(inj3), .inj4(inj4), .inj5(inj5), .inj6(inj6), .inj7(inj7), .inj8(inj8), .inj9(inj9), .inj10(inj10),
    .inj11(inj11), .inj12(inj12), .inj13(inj13), .inj14(inj14), .inj15(inj15), .inj16(inj16), .inj17(inj17), .inj18(inj18), .inj19(inj19), .inj20(inj20),
    .inj21(inj21), .inj22(inj22), .inj23(inj23), .inj24(inj24), .inj25(inj25), .inj26(inj26), .inj27(inj27), .inj28(inj28), .inj29(inj29), .inj30(inj30),
    .inj31(inj31), .inj32(inj32), .inj33(inj33), .inj34(inj34), .inj35(inj35), .inj36(inj36), .inj37(inj37), .inj38(inj38), .inj39(inj39), .inj40(inj40),
    .inj41(inj41), .inj42(inj42), .inj43(inj43), .inj44(inj44), .inj45(inj45), .inj46(inj46), .inj47(inj47), .inj48(inj48), .inj49(inj49), .inj50(inj50),
    .inj51(inj51), .inj52(inj52), .inj53(inj53), .inj54(inj54), .inj55(inj55), .inj56(inj56), .inj57(inj57), .inj58(inj58), .inj59(inj59), .inj60(inj60),
    .inj61(inj61), .inj62(inj62), .inj63(inj63), .inj64(inj64),
    .x(x_osc2),
    .o1(o1_osc2),
    .o2(o2_osc2),
    .o3(o3_osc2),
    .o4(o4_osc2)
);

/////////////////////////////////////////////////////////////////////
// buffer_tree_63_k_clk
/////////////////////////////////////////////////////////////////////
black_tech_test2_mogai2 tree_63_64(
    .enall(enable),
    .dint(sec_osc_in),
    .j1(inj1), .j2(inj2), .j3(inj3), .j4(inj4), .j5(inj5), .j6(inj6), .j7(inj7), .j8(inj8), .j9(inj9), .j10(inj10),
    .j11(inj11), .j12(inj12), .j13(inj13), .j14(inj14), .j15(inj15), .j16(inj16), .j17(inj17), .j18(inj18), .j19(inj19), .j20(inj20),
    .j21(inj21), .j22(inj22), .j23(inj23), .j24(inj24), .j25(inj25), .j26(inj26), .j27(inj27), .j28(inj28), .j29(inj29), .j30(inj30),
// output buffer for 2nd oscillator

sec_osc_out_buffer sec_out_buffer(
    .en_sec(enable),
    .in1_sec(o1_osc2),
    .in2_sec(o2_osc2),
    .in3_sec(o3_osc2),
    .in4_sec(o4_osc2),
    .in5_sec(x_osc2),
    .out_sec(buffer_mux_osc2)
);

// 2nd oscillator output Mux

sec_osc_out_mux sec_mux(
    .select(sec_select),
    .d(buffer_mux_osc2),
    .sec_buffer_out(sec_buffer_out)
);

new_buffer_chain_osc2_mux_connection_mogai buffer_chain_for_connection_fianl(
    .in(sec_buffer_out),
    .out(connection_for_sec_buffer_out),
    .enable(enable)
);
mux_for_final_output final_output_decision(
    .first_oscillator_test_port(first_oscillator_test_port),
    .sec_buffer_out(connection_for_sec_buffer_out),
    .select_final(final_select),
    .final_output(final_output)
);
final_tail last_stage(
    .en(enable),
    .final(final_output),
    .final_tail(tail_tail)
);

 ///////////////////////////////////////////////////////////////////////////
 // thermodecoder 2 function
 ///////////////////////////////////////////////////////////////////////////

 sec_oscillator_thermodecoder ther22(
    .enable(enable),
    .ot(frequency_control_osc2),
    .in(in_ther2)
);

 shift_register_mogai2 shift_register_test(
    .system_enable(enable),
    .testport(testport),
    .din(din),//signal input
    .clk(clk),// clock input
    .reset(reset), // reset signal
    .enable(enable_register),
    .ooutt01(in_ther1[0]),
    .ooutt11(in_ther1[1]),
    .ooutt21(in_ther1[2]),
    .ooutt31(in_ther1[3]),
    .ooutt41(in_ther1[4]),
    .ooutt51(in_ther1[5]),
    .ooutt61(in_ther1[6]),
    .ooutt71(in_ther1[7]),
    .ooutt81(in_ther1[8]),
    .ooutt91(in_ther1[9]),
    .ooutt02(in_ther2[0]),
    .ooutt03(in_ther2[1]),
    .ooutt04(in_ther2[2]),
    .ooutt05(in_ther2[3]),
    .ooutt06(in_ther2[4]),
    .ooutt07(in_ther2[5]),
    .ooutt08(in_ther2[6]),
    .ooutt09(in_ther2[7]),
    .ooutt10(in_ther2[8]),
    .ooutt11(in_ther2[9]))
.oout12(in_ther2[1]),
.oout22(in_ther2[2]),
.oout32(in_ther2[3]),
.oout42(in_ther2[4]),
.oout52(in_ther2[5]),
.oout62(in_ther2[6]),
.oout72(in_ther2[7]),
//.oout82(in_ther2[8]),
.select1(first_select),
.select2(sec_select),
.final_select(final_select)
//.select_final(select_final)
);
endmodule
Thermometer-Decoder Codes:

```verilog
module sec_oscillator_thermodecoder(
    enable, in, out
);

wire [7:0] OUT;
reg [255:0] ot;
input enable;
input [7:0] in;
output [255:0] ot;

always @(enable or in) begin
    if (!enable) begin
        ot <= 0;
    end
    else begin
        ot <= ~(0)<<(in);
    end
end

endmodule
```
module second_clock_tree_(
    enall,din,
    j1,j2,j3,j4,j5,j6,j7,j8,j9,j10,
    j11,j12,j13,j14,j15,j16,j17,j18,j19,j20,
    j21,j22,j23,j24,j25,j26,j27,j28,j29,j30,
    j31,j32,j33,j34,j35,j36,j37,j38,j39,j40,
    j41,j42,j43,j44,j45,j46,j47,j48,j49,j50,
    j51,j52,j53,j54,j55,j56,j57,j58,j59,j60,
    j61,j62,j63,j64
    );
input enall;
input din ;
output j1,j2,j3,j4,j5,j6,j7,j8,j9,j10;
output j11,j12,j13,j14,j15,j16,j17,j18,j19,j20;
output j21,j22,j23,j24,j25,j26,j27,j28,j29,j30;
output j31,j32,j33,j34,j35,j36,j37,j38,j39,j40;
output j41,j42,j43,j44,j45,j46,j47,j48,j49,j50;
output j51,j52,j53,j54,j55,j56,j57,j58,j59,j60;
output j61,j62,j63,j64;
wire w1,w2,w3,w4,w5,wb0,wb1;

Cock Tree Codes:
bufif1 n0(wb0,din,enall);
bufif1 n1(wb1,wb0,enall);
bufif1 n3(w1,wb1,enall);
bufif1 n4(w2,w1,enall);
bufif1 n5(w3,w2,enall);
bufif1 n6(w4,w3,enall);
bufif1 n7(w5,w3,enall);
bufif1 b64(j1,w4,enall); //L7
bufif1 b65(j2,w4,enall);
bufif1 b66(j3,w4,enall);
bufif1 b67(j4,w4,enall);
bufif1 b68(j5,w4,enall);
bufif1 b69(j6,w4,enall);
bufif1 b70(j7,w4,enall);
bufif1 b71(j8,w4,enall);
bufif1 b72(j9,w4,enall);
bufif1 b73(j10,w4,enall);
bufif1 b74(j11,w4,enall);
bufif1 b75(j12,w4,enall);
bufif1 b76(j13,w4,enall);
bufif1 b77(j14,w4,enall);
bufif1 b78(j15,w4,enall);
bufif1 b79(j16,w4,enall);
bufif1 b80(j17,w4,enall);
bufif1 b81(j18,w4,enall);
bufif1 b82(j19,w4,enall);
bufif1 b83(j20,w4,enall);
bufif1 b84(j21,w4,enall);
bufif1 b85(j22,w4,enall);
bufif1 b86(j23,w4,enall);
bufif1 b87(j24,w4,enall);
bufif1 b88(j25,w4,enall);
bufif1 b89(j26,w4,enall);
bufif1 b90(j27,w4,enall);
bufif1 b91(j28,w4,enall);
bufif1 b92(j29,w4,enall);
bufif1 b93(j30,w4,enall);
bufif1 b94(j31,w4,enall);
bufif1 b95(j32,w4,enall);
bufif1 b96(j33,w5,enall);
bufif1 b97(j34,w5,enall);
bufifl b98(j35,w5,enall);
bufifl b99(j36,w5,enall);
bufifl b100(j37,w5,enall);
bufifl b101(j38,w5,enall);
bufifl b102(j39,w5,enall);
bufifl b103(j40,w5,enall);
bufifl b104(j41,w5,enall);
bufifl b105(j42,w5,enall);
bufifl b106(j43,w5,enall);
bufifl b107(j44,w5,enall);
bufifl b108(j45,w5,enall);
bufifl b109(j46,w5,enall);
bufifl b110(j47,w5,enall);
bufifl b111(j48,w5,enall);
bufifl b112(j49,w5,enall);
bufifl b113(j50,w5,enall);
bufifl b114(j51,w5,enall);
bufifl b115(j52,w5,enall);
bufifl b116(j53,w5,enall);
bufifl b117(j54,w5,enall);
bufifl b118(j55,w5,enall);
bufifl b119(j56,w5,enall);
bufifl b120(j57,w5,enall);
bufifl b121(j58,w5,enall);
bufifl b122(j59,w5,enall);
bufifl b123(j60,w5,enall);
bufifl b124(j61,w5,enall);
bufifl b125(j62,w5,enall);
bufifl b126(j63,w5,enall);
bufifl b127(j64,w5,enall);

endmodule
Digitally Controlled Oscillator Codes:

`timescale 1ns / 1ps

module sec_oscillator_edition1(
en,
o2,
o1,
o3,
o4,
x,
inj1,inj2,inj3,inj4,inj5,inj6,inj7,inj8,inj9,inj10,
inj11,inj12,inj13,inj14,inj15,inj16,inj17,inj18,inj19,inj20,
inj21,inj22,inj23,inj24,inj25,inj26,inj27,inj28,inj29,inj30,
inj31,inj32,inj33,inj34,inj35,inj36,inj37,inj38,inj39,inj40,
inj41,inj42,inj43,inj44,inj45,inj46,inj47,inj48,inj49,inj50,
inj51,inj52,inj53,inj54,inj55,inj56,inj57,inj58,inj59,inj60,
inj61,inj62,inj63,inj64
);

input [255:0]en;
input inj1,inj2,inj3,inj4,inj5,inj6,inj7,inj8,inj9,inj10;
input inj11,inj12,inj13,inj14,inj15,inj16,inj17,inj18,inj19,inj20;
input inj21,inj22,inj23,inj24,inj25,inj26,inj27,inj28,inj29,inj30;
input inj31,inj32,inj33,inj34,inj35,inj36,inj37,inj38,inj39,inj40;
input inj41,inj42,inj43,inj44,inj45,inj46,inj47,inj48,inj49,inj50;
input inj51,inj52,inj53,inj54,inj55,inj56,inj57,inj58,inj59,inj60;
input inj61, inj62, inj63, inj64;
output o2;
output o1, o3, o4/*, o5, o6*/;
output x;

notif1 t1(o1,x, en[0]);
notif1 t2(o2, o1, en[1]);
notif1 t3(o3, o2, en[2]);
notif1 t4(o4, o3, en[3]);
notif1 t5(x, o4, inj1);

notif1 t8(o1, x, en[4]);
notif1 t9(o2, o1, en[5]);
notif1 t10(o3, o2, en[6]);
notif1 t11(o4, o3, en[7]);
notif1 t12(x, o4, inj2);

notif1 t15(o1, x, en[8]);
notif1 t16(o2, o1, en[9]);
notif1 t17(o3, o2, en[10]);
notif1 t18(o4, o3, en[11]);
notif1 t19(x, o4, inj3);

notif1 t22(o1, x, en[12]);
notif1 t23(o2, o1, en[13]);
notif1 t24(o3, o2, en[14]);
notif1 t25(o4, o3, en[15]);
notif1 t26(x, o4, inj4);

notif1 t29(o1, x, en[16]);
notif1 t30(o2, o1, en[17]);
notif1 t31(o3, o2, en[18]);
notif1 t32(o4, o3, en[19]);
notif1 t33(x, o4, inj5);
notifl t36(o1,x,en[20]);
notifl t37(o2,o1,en[21]);
notifl t38(o3,o2,en[22]);
notifl t39(o4,o3,en[23]);
notifl t40(x,o4,inj6); // level 6

notifl t43(o1,x,en[24]);
notifl t44(o2,o1,en[25]);
notifl t45(o3,o2,en[26]);
notifl t46(o4,o3,en[27]);
notifl t47(x,o4,inj7); // level 7

notifl t50(o1,x,en[28]);
notifl t51(o2,o1,en[29]);
notifl t52(o3,o2,en[30]);
notifl t53(o4,o3,en[31]);
notifl t54(x,o4,inj8); // level 8

notifl t57(o1,x,en[32]);
notifl t58(o2,o1,en[33]);
notifl t59(o3,o2,en[34]);
notifl t60(o4,o3,en[35]);
notifl t61(x,o4,inj9); // level 9

notifl t64(o1,x,en[36]);
notifl t65(o2,o1,en[37]);
notifl t66(o3,o2,en[38]);
notifl t67(o4,o3,en[39]);
notifl t68(x,o4,inj10); // level 10
notif1 t71(o1,x,en[40]);
notif1 t72(o2,o1,en[41]);
notif1 t73(o3,o2,en[42]);
notif1 t74(o4,o3,en[43]);
notif1 t75(x,o4,inj11);

notif1 t78(o1,x,en[44]);
notif1 t79(o2,o1,en[45]);
notif1 t80(o3,o2,en[46]);
notif1 t81(o4,o3,en[47]);
notif1 t82(x,o4,inj12);

notif1 t85(o1,x,en[48]);
notif1 t86(o2,o1,en[49]);
notif1 t87(o3,o2,en[50]);
notif1 t88(o4,o3,en[51]);
notif1 t89(x,o4,inj13);

notif1 t92(o1,x,en[52]);
notif1 t93(o2,o1,en[53]);
notif1 t94(o3,o2,en[54]);
notif1 t95(o4,o3,en[55]);
notif1 t96(x,o4,inj14);

notif1 t99(o1,x,en[56]);
notif1 t100(o2,o1,en[57]);
notif1 t101(o3,o2,en[58]);
notif1 t102(o4,o3,en[59]);
notif1 t103(x,o4,inj15);

notif1 t106(o1,x,en[60]);
notif1 t107(o2,o1,en[61]);
notif1 t108(o3,o2,en[62]);
notif1 t109(o4,o3,en[63]);
notif1 t110(x,o4,inj16);
notifl t113(o1,x,en[64]);
notifl t114(o2,o1,en[65]);
notifl t115(o3,o2,en[66]);
notifl t116(o4,o3,en[67]);
notifl t117(x,o4,inj17);  // level 17

notifl t120(o1,x,en[68]);
notifl t121(o2,o1,en[69]);
notifl t122(o3,o2,en[70]);
notifl t123(o4,o3,en[71]);  // level 18
notifl t124(x,o4,inj18);

notifl t127(o1,x,en[72]);
notifl t128(o2,o1,en[73]);
notifl t129(o3,o2,en[74]);
notifl t130(o4,o3,en[75]);  // level 19
notifl t131(x,o4,inj19);

notifl t134(o1,x,en[76]);
notifl t135(o2,o1,en[77]);
notifl t136(o3,o2,en[78]);
notifl t137(o4,o3,en[79]);  // level 20
notifl t138(x,o4,inj20);

notifl t141(o1,x,en[80]);
notifl t142(o2,o1,en[81]);
notifl t143(o3,o2,en[82]);  // level 21
notif l t144(o4,o3,en[83]);
notif l t145(x,o4,inj21);

notif l t148(o1,x ,en[84]);
notif l t149(o2,o1,en[85]);
notif l t150(o3,o2,en[86]);
notif l t151(o4,o3,en[87]);
notif l t152(x,o4,inj22);  // level 22

notif l t155(o1,x ,en[88]);
notif l t156(o2,o1,en[89]);
notif l t157(o3,o2,en[90]);
notif l t158(o4,o3,en[91]);
notif l t159(x,o4,inj23);  // level 23

notif l t162(o1,x ,en[92]);
notif l t163(o2,o1,en[93]);
notif l t164(o3,o2,en[94]);
notif l t165(o4,o3,en[95]);
notif l t166(x,o4,inj24);  // level 24

notif l t169(o1,x ,en[96]);
notif l t170(o2,o1,en[97]);
notif l t171(o3,o2,en[98]);
notif l t172(o4,o3,en[99]);
notif l t173(x,o4,inj25);  // level 25

notif l t176(o1,x ,en[100]);
notif l t177(o2,o1,en[101]);
notif l t178(o3,o2,en[102]);
notif l t179(o4,o3,en[103]);
notif l t180(x,o4,inj26);  // level 26

notif l t183(o1,x ,en[104]);
notif l t184(o2,o1,en[105]);
notif l t185(o3,o2,en[106]);
notif l t186(o4,o3,en[107]);
notif l t187(x,o4,inj27);  // level 27

notif l t190(o1,x ,en[108]);
notifl t191(o2,o1,en[109]);
notifl t192(o3,o2,en[110]);
notifl t193(o4,o3,en[111]);
notifl t194(x,o4,inj28);  // level 28

notifl t197(o1,x,en[112]);
notifl t198(o2,o1,en[113]);
notifl t199(o3,o2,en[114]);
notifl t200(o4,o3,en[115]);  // level 29
notifl t201(x,o4,inj29);

notifl t204(o1,x,en[116]);
notifl t205(o2,o1,en[117]);
notifl t206(o3,o2,en[118]);
notifl t207(o4,o3,en[119]);  // level 30
notifl t208(x,o4,inj30);

notifl t211(o1,x,en[120]);
notifl t212(o2,o1,en[121]);
notifl t213(o3,o2,en[122]);
notifl t214(o4,o3,en[123]);
notifl t215(x,o4,inj31);  // level 31

notifl t218(o1,x,en[124]);
notifl t219(o2,o1,en[125]);
notifl t220(o3,o2,en[126]);
notifl t221(o4,o3,en[127]);
notifl t222(x,o4,inj32);  // level 32

notifl t225(o1,x,en[128]);
notifl t226(o2,o1,en[129]);
notifl t227(o3,o2,en[130]);
notifl t228(o4,o3,en[131]);
notifl t229(x,o4,inj33);  // level 33

notifl t232(o1,x,en[132]);
notifl t233(o2,o1,en[133]);
notifl t234(o3,o2,en[134]);
notifl t235(o4,o3,en[135]);  // level 34
notifl t236(x,o4,inj34);
notif t239(o1,x ,en[136]);
notif t240(o2,o1,en[137]);
notif t241(o3,o2,en[138]);
notif t242(o4,o3,en[139]);
notif t243(x,o4,inj35);

notif t246(o1,x ,en[140]);
notif t247(o2,o1,en[141]);
notif t248(o3,o2,en[142]);
notif t249(o4,o3,en[143]);
notif t250(x,o4,inj36);

notif t253(o1,x ,en[144]);
notif t254(o2,o1,en[145]);
notif t255(o3,o2,en[146]);
notif t256(o4,o3,en[147]);
notif t257(x,o4,inj37);

notif t260(o1,x ,en[148]);
notif t261(o2,o1,en[149]);
notif t262(o3,o2,en[150]);
notif t263(o4,o3,en[151]);
notif t264(x,o4,inj38);

notif t267(o1,x ,en[152]);
notif t268(o2,o1,en[153]);
notif t269(o3,o2,en[154]);
notif t270(o4,o3,en[155]);
notif t271(x,o4,inj39);

notif t274(o1,x ,en[156]);
notif t275(o2,o1,en[157]);
notif t276(o3,o2,en[158]);
notif t277(o4,o3,en[159]);
notif t278(x,o4,inj40);

notif t281(o1,x ,en[160]);
notif t282(o2,o1,en[161]);
notif t283(o3,o2,en[162]);
notif t284(o4,o3,en[163]);
notif t285(x,o4,inj41);
notifl t288(o1,x,en[164]);
notifl t289(o2,o1,en[165]);
notifl t290(o3,o2,en[166]);
notifl t291(o4,o3,en[167]);
notifl t292(x,o4,inj42);  // level 42

notifl t295(o1,x,en[168]);
notifl t296(o2,o1,en[169]);
notifl t297(o3,o2,en[170]);
notifl t298(o4,o3,en[171]);
notifl t299(x,o4,inj43);  // level 43

notifl t302(o1,x,en[172]);
notifl t303(o2,o1,en[173]);
notifl t304(o3,o2,en[174]);
notifl t305(o4,o3,en[175]);
notifl t306(x,o4,inj44);  // level 44

notifl t309(o1,x,en[176]);
notifl t310(o2,o1,en[177]);
notifl t311(o3,o2,en[178]);
notifl t312(o4,o3,en[179]);
notifl t313(x,o4,inj45);  // level 45

notifl t316(o1,x,en[180]);
notifl t317(o2,o1,en[181]);
notifl t318(o3,o2,en[182]);
notifl t319(o4,o3,en[183]);
notifl t320(x,o4,inj46);  // level 46

notifl t323(o1,x,en[184]);
notifl t324(o2,o1,en[185]);
notifl t325(o3,o2,en[186]);
notifl t326(o4,o3,en[187]);
notifl t327(x,o4,inj47);  // level 47

notifl t330(o1,x,en[188]);
notifl t331(o2,o1,en[189]);
notifl t332(o3,o2,en[190]);
notifl t333(o4,o3,en[191]);
notifl t334(x,o4,inj48);  // level 48

notifl t337(o1,x,en[192]);
notifl t338(o2,o1,en[193]);
notifl t339(o3,o2,en[194]);
notifl t340(o4,o3,en[195]);
notifl t341(x,o4,inj49);
// level 49
notifl t344(o1,x, en[196]);
notifl t345(o2,o1,en[197]);
notifl t346(o3,o2,en[198]);
notifl t347(o4,o3,en[199]);
notifl t348(x,o4,inj50);

notifl t351(o1,x, en[200]);
notifl t352(o2,o1,en[201]);
notifl t353(o3,o2,en[202]);
notifl t354(o4,o3,en[203]);
notifl t355(x,o4,inj51);
//level 51
notifl t358(o1,x, en[204]);
notifl t359(o2,o1,en[205]);
notifl t360(o3,o2,en[206]);
notifl t361(o4,o3,en[207]);
notifl t362(x,o4,inj52);
// level 52
notifl t365(o1,x, en[208]);
notifl t366(o2,o1,en[209]);
notifl t367(o3,o2,en[210]);
notifl t368(o4,o3,en[211]);
notifl t369(x,o4,inj53);
// leve 53
notifl t372(o1,x, en[212]);
notifl t373(o2,o1,en[213]);
notifl t374(o3,o2,en[214]);
notifl t375(o4,o3,en[215]);
notifl t376(x,o4,inj54);
// level 54
notif1 t379(o1,x ,en[216]);
notif1 t380(o2,o1,en[217]);
notif1 t381(o3,o2,en[218]);
notif1 t382(o4,o3,en[219]);
notif1 t383(x,o4,inj55); // level 55

notif1 t386(o1,x ,en[220]);
notif1 t387(o2,o1,en[221]);
notif1 t388(o3,o2,en[222]);
notif1 t389(o4,o3,en[223]);
notif1 t390(x,o4,inj56); // level 56

notif1 t393(o1,x ,en[224]);
notif1 t394(o2,o1,en[225]);
notif1 t395(o3,o2,en[226]);
notif1 t396(o4,o3,en[227]);
notif1 t397(x,o4,inj57); // level 57

notif1 t400(o1,x ,en[228]);
notif1 t401(o2,o1,en[229]);
notif1 t402(o3,o2,en[230]);
notif1 t403(o4,o3,en[231]);
notif1 t404(x,o4,inj58); // level 58

notif1 t407(o1,x ,en[232]);
notif1 t408(o2,o1,en[233]);
notif1 t409(o3,o2,en[234]);
notif1 t410(o4,o3,en[235]);
notif1 t411(x,o4,inj59); // level 59

notif1 t414(o1,x ,en[236]);
notif1 t415(o2,o1,en[237]);
notif1 t416(o3,o2,en[238]);
notif1 t417(o4,o3,en[239]);
notif1 t418(x,o4,inj60); // level 60
notif1 t421(o1,x,en[240]);
notif1 t422(o2,o1,en[241]);
notif1 t423(o3,o2,en[242]);
notif1 t424(o4,o3,en[243]);
notif1 t425(x,o4,inj61);

notif1 t428(o1,x,en[244]);
notif1 t429(o2,o1,en[245]);
notif1 t430(o3,o2,en[246]);
notif1 t431(o4,o3,en[247]);
notif1 t432(x,o4,inj62);

notif1 t435(o1,x,en[248]);
notif1 t436(o2,o1,en[249]);
notif1 t437(o3,o2,en[250]);
notif1 t438(o4,o3,en[251]);
notif1 t439(x,o4,inj63);

notif1 t442(o1,x,en[252]);
notif1 t443(o2,o1,en[253]);
notif1 t444(o3,o2,en[254]);
notif1 t445(o4,o3,en[255]);
notif1 t446(x,o4,inj64);

endmodule
S/P Shift Register Codes:

`timescale 1ns / 1ps

module final_register_v2(
    input din, clk/*,dout*/, reset, enable,
    output ooutt01, ooutt11, ooutt21, ooutt31, ooutt41, ooutt51, ooutt61, ooutt71, ooutt81, ooutt91,
    ooutt02, ooutt12, ooutt22, ooutt32, ooutt42, ooutt52, ooutt62, ooutt72, select1, testport, final_select, system_enable);

    //output [26:0] dout ;
    output testport;

    wire [20:0] dout;
    input reset;
    input din;
    wire din;
    input clk;
    wire clk;
    reg [20:0] s;

    // output buffer
    input enable;
    reg [20:0] final_out;
    output ooutt01, ooutt11, ooutt21, ooutt31, ooutt41, ooutt51, ooutt61, ooutt71, ooutt81, ooutt91;
    output ooutt02, ooutt12, ooutt22, ooutt32, ooutt42, ooutt52, ooutt62, ooutt72, select1;
    //output [2:0] select2;
output final_select;
output system_enable;

/*output [18:0]oout;
wire [18:0] oout;
*/
always @ ( posedge (clk) or  posedge (reset) ) begin
    if (reset )
        s <= 21'b000000000000000000000000;
    else begin
        s[20]<=din;
        s[19]<=s[20];
        s[18]<=s[19];
        s[17]<=s[18];
        s[16]<=s[17];
        s[15]<=s[16];
        s[14]<=s[15];
        s[13]<=s[14];
        s[12]<=s[13];
        s[11]<=s[12];
        s[10]<=s[11];
        s[9]<=s[10];
        s[8]<=s[9];
        s[7]<=s[8];
        s[6]<=s[7];
        s[5]<=s[6];
        s[4]<=s[5];
        s[3]<=s[4];
        s[2]<=s[3];
        s[1]<=s[2];
        s[0]<=s[1];
    end
end
assign dout = s;
assign testport = s[0];
always @ (posedge enable ) begin
    final_out[0] <= dout[0];
    final_out[1] <= dout[1];
    final_out[2] <= dout[2];
    final_out[3] <= dout[3];
    final_out[4] <= dout[4];
    final_out[5] <= dout[5];
    final_out[6] <= dout[6];
    final_out[7] <= dout[7];
    final_out[8] <= dout[8];
    final_out[9] <= dout[9];
    final_out[10] <= dout[10];
final_out[12] <= dout[12];
final_out[13] <= dout[13];
final_out[14] <= dout[14];
final_out[15] <= dout[15];
final_out[16] <= dout[16];
final_out[17] <= dout[17];
final_out[18] <= dout[18];
final_out[19] <= dout[19];
final_out[20] <= dout[20];
/*final_out[26] <= dout[26];*/
end
assign ooutt02 = final_out[0];
assign ooutt12 = final_out[1];
assign ooutt22 = final_out[2];
assign ooutt32 = final_out[3];
assign ooutt42 = final_out[4];
assign ooutt52 = final_out[5];
assign ooutt62 = final_out[6];
assign ooutt72 = final_out[7];
/*assign ooutt82 = final_out[8];*/
assign ooutt01 = final_out[8];
assign ooutt11 = final_out[9];
assign ooutt21 = final_out[10];
assign ooutt31 = final_out[11];
assign ooutt41 = final_out[12];
assign ooutt51 = final_out[13];
assign ooutt61 = final_out[14];
assign ooutt71 = final_out[15];
assign ooutt81 = final_out[16];
assign ooutt91 = final_out[17];
assign select1 = final_out[18];
assign final_select = final_out[19];
assign system_enable = final_out[20];
endmodule