1

MicroD

National Library
of Canada

Bibliothèque nationale
du Canada

Canadian Theses Service

Service des thèses canadiennes

Ottawa, Canada
K1A 0N4

NOTICE

The quality of this microform is heavily dependent upon the quality of the original thesis submitted for microfilming. Every effort has been made to ensure the highest quality of reproduction possible.

If pages are missing, contact the university which granted the degree.

Some pages may have indistinct print especially if the original pages were typed with a poor typewriter ribbon or if the university sent us an inferior photocopy.

Reproduction in full or in part of this microform is governed by the Canadian Copyright Act, R.S.C. 1970, c. C-30, and subsequent amendments.

AVIS

La qualité de cette microforme dépend grandement de la qualité de la thèse soumise au microfilmage. Nous avons tout fait pour assurer une qualité supérieure de reproduction.

S'il manque des pages, veuillez communiquer avec l'université qui a conféré le grade.

La qualité d'impression de certaines pages peut laisser à désirer, surtout si les pages originales ont été dactylographiées à l'aide d'un ruban usé ou si l'université nous a fait parvenir une photocopie de qualité inférieure.

La reproduction, même partielle, de cette microforme est soumise à la Loi canadienne sur le droit d'auteur, SRC 1970, c. C-30, et ses amendements subséquents.

A Fast Task Allocator for Multiprocessing Systems

by

Gerald G. Monforton, B.A.Sc.

A thesis submitted to the
Faculty of Graduate Studies and Research
in partial fulfillment of the requirements
for the degree of
Master of Engineering

Ottawa-Carleton Institute for Electrical Engineering
Faculty of Engineering
Department of Systems and Computer Engineering
Carleton University
Ottawa, Ontario, Canada

July 28, 1989

© 1989, Gerald G. Monforton

National Library
of Canada

Bibliothèque nationale
du Canada

Canadian Theses Service Service des thèses canadiennes

Ottawa, Canada
K1A 0N4

The author has granted an irrevocable non-exclusive licence allowing the National Library of Canada to reproduce, loan, distribute or sell copies of his/her thesis by any means and in any form or format, making this thesis available to interested persons.

The author retains ownership of the copyright in his/her thesis. Neither the thesis nor substantial extracts from it may be printed or otherwise reproduced without his/her permission.

L'auteur a accordé une licence irrévocable et non exclusive permettant à la Bibliothèque nationale du Canada de reproduire, prêter, distribuer ou vendre des copies de sa thèse de quelque manière et sous quelque forme que ce soit pour mettre des exemplaires de cette thèse à la disposition des personnes intéressées.

L'auteur conserve la propriété du droit d'auteur qui protège sa thèse. Ni la thèse ni des extraits substantiels de celle-ci ne doivent être imprimés ou autrement reproduits sans son autorisation.

ISBN 0-315-54380-9

Canada

The undersigned hereby recommend to the Faculty of Graduate
Studies and Research acceptance of the thesis,

A Fast Task Allocator for Multiprocessing Systems

submitted by Gerald G. Monforton, B.A.Sc.,
in partial fulfilment of the requirements
for the degree of Master of Engineering.

Dr. C.M. Woodside,
Thesis Supervisor

Dr. S.A. Mahmoud,
Chairman,
Department of Systems and
Computer Engineering

Department of Systems and Computer Engineering
Faculty of Engineering
Carleton University
September 12, 1989

Abstract

A static allocator which partitions software tasking networks onto multiprocessing systems is developed. The method proposes extensions to existing heuristic 'bin-packing' and 'clustering' techniques. A number of alternate options for the major steps in the algorithm are presented and their effectiveness is examined. A throughput bound calculation, which takes into account both the processor and communication link workloads, is the performance measure used to evaluate the allocations. The allocator does not achieve exact optimization, but is executable in polynomial time and is therefore suitable for large systems. Comparisons with optimal allocations of small systems found an average of a 1% difference in performance, using a specified subset of the available options. The allocator also found solutions for a number of problems introduced by previous researchers, as well as a 119 task digital signal processing system.

Acknowledgements

I would like to thank my supervisor, Dr. C.M. Woodside for the advice, guidance and encouragement which he has given me during this past year.

I wish also to express my gratitude to the Natural Sciences and Engineering Research Council (NSERC), the Telecommunications Research Institute of Ontario (TRIO), and Bell-Northern Research Ltd. (BNR) for their generous financial support for this research.

Finally, special appreciation goes to my family, especially my parents, Gerard and Jeanne, to whom this thesis is dedicated.

Contents

Abstract	iii
Acknowledgements	iv
Contents	v
List of Figures	vii
List of Tables	viii
1 Introduction	1
1.1 Motivation for Research	2
1.1.1 Multiprocessors	2
1.1.2 Multitasking	2
1.1.3 Interprocessor Communication	3
1.1.4 Allocation	5
1.2 Overview of Thesis	5
1.2.1 Thesis Contributions	6
1.2.2 Thesis Breakdown	7
2 The Allocation Problem	8
2.1 Definitions and Notation	8
2.1.1 Hardware Parameters	9
2.1.2 Software Parameters	11
2.1.3 Allocation Dependent Parameters	12
2.2 Characteristics of System	14
2.3 Workload Parameters	15
2.4 Allocation Measure	16
2.4.1 Alternative Goals	17
2.5 Impact of Allocation on Performance	17
2.6 Complexity of the Problem	19

3	Literature Survey	20
3.1	Workload Minimization Methods	20
3.2	Enhancement of Parallelism	22
3.2.1	Bin-Packing	24
3.2.2	Related Heuristics	27
4	Allocator Description	28
4.1	Intuitive Allocation Principles	29
4.1.1	Bottleneck Determination	29
4.1.2	Load Balancing	30
4.1.3	Communication Reductions	30
4.1.4	Mixed Systems	31
4.2	Allocation Algorithm	31
4.2.1	Task Ordering Criteria	34
4.2.2	Initial Bin Weights	37
4.2.3	The Intermediate Bin Weight Calculation	37
4.2.4	Placement Criteria	40
4.2.5	Capacity Selection	40
4.3	Solving for a Known Throughput Goal	41
4.4	Algorithmic Complexity	42
4.5	Allocator Implementation	44
4.5.1	Control Parameter Description	45
4.6	Allocators for Optimal Comparisons	46
4.6.1	The Random Parameter Generator	47
4.6.2	The Exhaustive Allocator	49
4.6.3	The Analyzer	49
4.6.4	Implementation of Bokhari's Algorithm	49
5	Results and Evaluation	50
5.1	Basic Approach	51
5.2	Execution Time Statistics	52
5.3	Comparisons with Optimal Allocations	56
5.4	Allocation Comparisons	62
5.5	Case Study - A DSP System	86
5.5.1	Parameter Determination	86
5.5.2	Results - Case 1	87
5.5.3	Alternate Designs - Cases 2 and 3	91
5.5.4	Summary	96

6	Enhancements to the Basic Allocator	98
6.1	Processor and Link Speed	98
6.2	Routing	100
6.3	Improvements to the Performance Model	101
6.4	Added Intelligence and Complexity	103
7	Conclusions	105
	References	107

List of Figures

1.1	A Small DSP System Divided into Tasks	3
1.2	Two Possible Allocations of the Small DSP System	4
2.1	Example Hardware Architecture - Three Processors on a Common Bus	10
2.2	Example Software Configuration	11
2.3	Components of the Workload for Allocation #1 ($f_c = f_l = 1$) of Table	
2.1		19
3.1	Minimum Weight Cut through a Graph [Ston77]	21
3.2	Restricted Architecture for Bokhari's Optimal Allocation Technique and Resulting Graph [Bokh88]	23
3.3	The Basic 'Bin-Packing' Problem	24
4.1	An Obvious Bottleneck in a System	29
4.2	Load Balancing versus Communication Reduction	30
4.3	A Mixed System	31
4.4	Fast Task Allocator Structure	44
4.5	Analysis of Allocations	48
5.1	Execution Times for Allocators for $N=K$	54
5.2	Fast Task Allocator Execution Times	55
5.3	Speedup versus K for Example 1c	76
5.4	Software Parameters of Example 3	81
5.5	Software Parameters of Example 4	84
5.6	Structure of the DSP System	88
5.7	Characteristics of Three Designs of the DSP System	97
6.1	New Processor Architecture for Example 1a	101

List of Tables

2.1	Allocations of the Tasks in Figure 2.2 to the Processors in Figure 2.1	13
2.2	Workloads for the Allocations of Table 2.1	18
5.1	Execution Times for Allocators (in seconds)	53
5.2	Statistics from Analyzer for Various Network Sizes	57
5.3	Statistics from Analyzer for Various Values of $\frac{P_{max}}{C_{max}}$ (N=7, K=3) . . .	59
5.4	Frequency of Selection of Various Option Combinations	61
5.5	Software Parameters of Example 1a	63
5.6	Allocations of Example 1a	68
5.7	Software Parameters of Example 1b	70
5.8	Allocations of Example 1b	71
5.9	Effect of Different Options on Example 1b	72
5.10	Software Parameters of Example 1c	73
5.11	Allocations of Example 1c	74
5.12	The Effect of K on w_{max} for Example 1c	75
5.13	Software Parameters of Example 2	78
5.14	Allocations of Example 2	79
5.15	Allocations of Example 3	82
5.16	Allocations of Example 4	85
5.17	Software Parameters of the DSP System	89
5.18	Allocations of the DSP System for $f_l=0$ and 5	90
5.19	Allocations of the DSP System for $f_l=20$ and 200	91
5.20	Allocations of the DSP System, Case 2 ($f_l=0$ and 5)	92
5.21	Allocations of the DSP System, Case 2 ($f_l=20$ and 200)	93
5.22	Allocations of the DSP System, Case 3 ($f_l=0$ and 5)	95
5.23	Allocations of the DSP System, Case 3 ($f_l=20$ and 200)	96
6.1	Allocations of Example 1a with Varying Speed Factors	100
6.2	Allocations of Example 1a on Star Architecture	102

Chapter 1

Introduction

Multitasking software applications designed and developed for implementation on multiprocessors are becoming quite common. For example, many digital signal processing (DSP) applications are now developed as a set of loosely coupled activities which share information and which can be distributed among a set of processors. Similarly, numerical algorithms, such as finite element analysis, have been refined to take advantage of distributed architectures [Alli87]. The performance of these systems depends strongly on the way in which the various activities, or *tasks*, are partitioned among the available processors; for high performance, they should be allocated so that a high degree of parallelism is attained without incurring excessive interprocessor communications. Only relatively small systems can be allocated using exact optimization approaches since the problem of finding an 'optimal' allocation cannot be solved in polynomial time. For medium and large systems, heuristic, or rule-based approaches can be used to solve this problem. though the solution can be sub-optimal. This thesis presents a task allocator which relies on heuristic principles, stemming from 'bin-packing' techniques, as a means to achieve a high system throughput.

1.1 Motivation for Research

The allocation problem arises within the new field of distributed and parallel computing which involves three major developments :

- *Multiprocessors*, computer systems consisting of many processing elements which allow applications to be executed in parallel.
- *Multitasking*, an operating system approach through which one may exploit the additional resources offered by multiprocessors to improve system performance.
- *Interprocessor Communications*, the mechanism by which coherency and coordination between distributed tasks is achieved. This usually results in a performance penalty which detracts from the above improvements.

1.1.1 Multiprocessors

There are two general approaches being applied to meet the performance objectives of increasingly demanding computer system applications. On one hand, there is the trend towards building faster, more powerful uniprocessor systems out of the finest, fastest, and perhaps the most expensive components available. However, these components are fast approaching the physical limit on the maximum speed attainable [Wile87]. Thus the other trend is to develop systems consisting of a number of processors joined together by communication links; together these processors can operate in parallel and share the load of an application. For many applications, it is possible to attain the performance of the best supercomputers, at a fraction of their cost, on a multiprocessing system consisting of several cheap 'off-the-shelf' processors and components [Wile87]. "Plug-in" multiprocessor systems, such as those available from DY-4 [DY4] are becoming readily available, even to small developers.

1.1.2 Multitasking

To exploit potential parallelism, a large software system may be developed as a set of cooperating processes, rather than as a single sequential program. Such processes

Figure 1.1: A Small DSP System Divided into Tasks

are called tasks. Figure 1.1 illustrates a typical small DSP system divided into even tasks. While the tasks may be run on a single processor using appropriate scheduling mechanisms, they may also be distributed over several processors, running in parallel in a pipelined fashion. Figure 1.2 illustrates two possible allocations of these tasks onto a set of three processors.

Several languages, such as BNR Pascal [Gamm84], Occam [INMO84] and Ada [DOD83] have been developed to incorporate multitasking, while extensions for more traditional languages, such as "C", are now available for many systems [Kern78]. These languages are supported by underlying distributed operating systems such as XMS [Gamm84], V [Cher83] and Harmony/Unison [MTI87].

1.1.3 Interprocessor Communication

While occasionally the tasks comprising a system may be executed independently, they usually must share a certain amount of data. This requires an Interprocessor Communication (IPC) mechanism which may be achieved through either shared memory or message passing techniques [Maek87]. This thesis concentrates on message passing which is required for architectures where each processor has its own private memory space.

Unfortunately, passing data between processors results in overhead of two kinds :

- additional execution effort by the processors to effect the IPC, and
- utilization of the communication link(s) connecting these processors.

Figure 1.2: Two Possible Allocations of the Small DSP System

These overheads have a negative impact on the performance that would otherwise have been improved by distributing the tasks.

1.1.4 Allocation

When designing for performance, the combination of the above factors leads to a dilemma. On one hand distributing the tasks over many processors lends itself to improved performance due to the parallelism achievable. On the other hand, distributing these tasks not only increases the amount of hardware required, but also results in overheads that would not be incurred if these tasks were instead co-allocated. The overheads may even degrade the system performance, compared to a uniprocessing environment.

The allocation problem, in the context of this thesis, is one of finding an assignment of tasks to processors such that a "good" overall performance is achieved. This usually results in incurring a certain amount of communications overhead in order to be able to use the added power offered by multiple processors. An allocator uses information about the system software structure and hardware architecture in order to determine this assignment. The meaning of "good" performance will be discussed further in Section 2.4, but roughly corresponds to a maximum throughput capacity.

1.2 Overview of Thesis

This thesis investigates the allocation problem and presents techniques for allocating tasks to processors. The aim is to develop a 'fast', 'approximate' allocator. The term 'fast' means that the allocator's execution time should not degrade exponentially as the size of the allocation problem increases. As will be seen, it follows that the allocator must be 'approximate'; that is, the solution found will not necessarily be the optimal solution. Rather, a solution near the optimum will be acceptable. This is achieved by applying a set of "reasonable" heuristic principles. The method chosen may be viewed as an extension of bin-packing techniques. Each 'bin' represents a piece of hardware and the items to be 'packed' are the software tasks, whose size is

determined by a 'workload function' developed for this thesis. This function is based on both the processing and communication requirements of the system. From these techniques, a Fast Task Allocator is developed and applied to a number of problems including a large DSP system consisting of 119 tasks; the allocator's performance is also evaluated with respect to other allocation techniques. The system performance is measured in terms of -

- *system throughput*, a quantity representing the rate at which the system can process data; a high throughput is desirable.
- the number of processors required to achieve the throughput; a low number of processors is desired.

Since the waiting effects due to synchronization and contention are not modelled in the workload functions, this measure is exact only when the software in question is representable in terms of cyclic, infinite-buffered tasks.

1.2.1 Thesis Contributions

This thesis extends previous work in the area of allocation of distributed processing systems. The following contributions are particularly notable :

- Inspired by Coffman's MULTIFIT [Coff78], a generalized bin-packing approach to processor allocation is proposed which accounts for the extra system load incurred as a result of interprocessor communications (Section 4.2).
- Williams' 'clustering' approach to allocation [Will83] is used as a basis for the introduction of a set of options for each of the major steps in the allocation algorithm. Included are options for task ordering, bin-weight calculation and task placement (Sections 4.2.1 to 4.2.5).
- The allocator is implemented and applied to a number of examples stemming from previous research (Sections 5.4 and 5.5).

- The quality of the allocator is assessed by comparing its allocations to optimal allocations for a large number of randomly generated networks. The system used to achieve this was also implemented for this thesis (Section 5.3).
- The criterion used to evaluate the allocations is based on Bokhari's minimum bottleneck weight [Bokh88] calculation. The calculation is enhanced to include general task and processor architectural considerations and includes the workload of communication links (Section 2.4).

1.2.2 Thesis Breakdown

Chapter 2 describes the allocation problem in detail, presents general notations and definitions to be used in this thesis, and identifies the factors and parameters of interest. The 'workload functions', used to estimate a system's performance, are developed in this chapter.

Chapter 3 is a literature survey outlining previous research done in the area; the chapter focuses on 'bin-packing' and 'clustering' approaches to the allocation problem.

Chapter 4 describes the heuristic allocation principles and techniques developed for this thesis and presents the implementation of the Fast Task Allocator, which is based on these principles.

Chapter 5 presents a number of examples used to evaluate the allocator. The Fast Task Allocator's execution speed and the quality of its allocations are compared to other approaches, including optimal ones.

Chapter 6 presents some ideas for extending the allocator to more complex systems and Chapter 7 presents conclusions to the study.

Chapter 2

The Allocation Problem

This chapter presents the terms and notation to be used throughout the thesis as well as a detailed description of the basic characteristics of the allocation problem. The specific assumptions regarding the nature of the tasking systems under consideration are stated. Then a set of 'workload functions' are developed; these characterize the expected performance of an allocation based on the calculated capacity of each hardware entity. The allocation goal, of maximizing system throughput, is based upon these functions; from this, the effect of allocation on performance is illustrated by an example. A description of the complexity of the allocation state space is then presented.

2.1 Definitions and Notation

There are three main groups of parameters for the system :

1. Hardware parameters - the characteristics of the physical equipment which will execute the software; this information is subdivided into processor information and communication link information;
2. Software parameters - the characteristics of the tasks and their communications;

3. Allocation Dependent parameters - the performance parameters which result from the combination of hardware and software parameters based on a particular allocation.

2.1.1 Hardware Parameters

Processors are the hardware entities which execute the tasks. Typically, they are general or special purpose microprocessors such as 68020/30's, 80386's or TMS 32030's which can execute code at a known clock rate. An arbitrary 'reference', or 'unit weight' processor is selected and used for establishing execution times. With each processor is associated two speed related factors : the 'execution time factor' which indicates the rate at which the processor can execute code and the 'I/O time factor' which indicates the rate at which it can Input (receive) and Output (send) IPC messages. 'I/O time' is processor execution time devoted to IPC. These rates are normalized in terms of the 'unit weight' processor discussed above. It is therefore assumed that there is a linear relationship between the times in which the various processors could execute any particular piece of code.

The *communication links* are the physical or logical connections through which the processors send and receive data from other processors. Communication architectures range from a single bus (linking all processors) to a fully connected network (consisting of a dedicated link between each processor pair); intermediate configurations include pipelines, rings, systolic arrays, crossbars, Banyan networks and hypercubes [Reed87-2]. Each link is also given a normalized speed factor indicating the rate at which it can transmit data. Routing information determines the link or set of links used to transmit a message between two processors, possibly with forwarding. The route that all messages follow, between any two processors, is assumed to be fixed.

The above model is a significant abstraction of the characteristics of real inter-connection networks. The relationship between the 'speeds' of different processors is not purely linear. The actual speedup can be quite dependant on the functions to be performed since instructions sets can be quite diverse.

An illustrative representation of the hardware parameters to be used in this

Figure 2.1: Example Hardware Architecture - Three Processors on a Common Bus

thesis is shown in Figure 2.1, using an example configuration of three processors connected to a common bus.

The notation to be used for the hardware parameters follows :

K - the maximum number of processors available for use by the tasking network.

$f_p(i)$ - execution time factor of processor i relative to an arbitrary 'standard' processor. The standard processor is assigned $f_p = 1$; a processor twice as fast then has an execution factor of 0.5.

$f_c(i)$ - I/O time factor for processor i .

L - the number of communication links in the network joining the processors. For a single bus system $L = 1$. For a fully connected network $L = K(K - 1)/2$.

$f_l(i)$ - speed factor for link i relative to an arbitrary 'standard' link. A faster link has a smaller value. This factor is determined by the propagation delay on a network.

$r_c(i, j, k)$ - is a routing selector variable for the links. $r_c(i, j, k) = 1$ if link k is used to transmit a message from processor i to processor j and 0 otherwise. Where there is no route from processor i to j , $r_c(i, j, k) = 0 \forall k \in 1 \dots L$.

$r_p(i, j, k)$ - is a routing selector variable for the processors required to transmit a message from processor i to processor j . $r_p(i, j, k) = 1$ if processor k must forward such a message and 0 otherwise.

Figure 2.2: Example Software Configuration

2.1.2 Software Parameters

A *task* is a software module, executable by a processor, which can be allocated and scheduled separately. Examples of practical entities which may be regarded as tasks include, but are not limited to : Ada tasks, CSP processes, and Harmony or Unison processes. Tasks do not have internal concurrency, however each task is assumed to exhibit a cyclic behaviour. That is, the tasks loop forever, each time exhibiting a similar execution sequence such as :

LOOP

 receive_input data from preceeding task(s)

 process data

 send_output data to subsequent task(s)

END LOOP

The combination of a set of communicating tasks forms the *tasking network*. Each complete response generated by the tasking network is called an *execution cycle*. Within each execution cycle, some of the tasks may execute an average of once, many times, or less than once. All tasking parameters are expressed with respect to one execution cycle. In order not to be limited to specific hardware, all parameters are also normalized in terms of arbitrary 'unit' hardware elements.

The parameters of interest are the processing requirements of each task and the intertask communication requirements. An illustration representating these software parameters is shown in Figure 2.2 using the DSP example of Figure 1.1.

The notation to be used for the software terms is as follows :

N - the number of tasks in the tasking network

$p(i)$ - the amount of processing to be performed by the i^{th} task in one execution cycle on a processor with a unit speed factor (in seconds/response).

$c(i, j)$ - the amount of time spent communicating between tasks i and j , in one execution cycle on a link with a unit speed factor (in seconds/response). When the tasks are co-allocated the time is taken as zero.

These parameters are most easily determined when the processing time of each task is completely deterministic and when each task executes once per system execution cycle. However, some more complex task characteristics such as multiple cycles and conditional branches can be easily incorporated into these parameters by calculating the values of their expected processing and communications requirements over time. Examples of such calculations are described in [Peng87].

2.1.3 Allocation Dependent Parameters

An *allocation* assigns each task in the tasking network to a processor. Given an allocation, it is possible to estimate performance characteristics of the system. An *optimal allocation* is that allocation which satisfies a given goal. In this case, the optimal allocation is the one which maximizes the system throughput.

The *workload* of a processor is a value assigned to that processor representing the time needed for a processor to execute the combined processing and communications processing requirements of all tasks on that processor, for an execution cycle.

The *workload* of a communication link is a value assigned to that link representing the time needed for the link to transmit the IPC messages of all communicating tasks using that link.

The *throughput* of a tasking network is the rate at which the execution cycles occur.

The notation to be used for the allocation dependent terms is as follows :

X , is an N by K binary matrix representing the allocation of tasks onto proces-

Allocation	Processor	Tasks
1	P1	1,2
	P2	3,4,6
	P3	5,7
2	P1	1,2,3
	P2	4,6
	P3	5,7
3	P1	1,2,3,4,5,6,7
4	P1	1
	P2	2
	P3	3
	P4	4
	P5	5
	P6	6
	P7	7

Table 2.1: Allocations of the Tasks in Figure 2.2 to the Processors in Figure 2.1

sors.

$$x_{i,j} = \begin{cases} 1 & \text{if task } i \text{ is allocated to processor } j \\ 0 & \text{if task } i \text{ is not allocated to processor } j \end{cases}$$

$w_p(i)$ - the workload at processor i , in seconds/response.

$w_c(i)$ - the workload at communication link i , in seconds/response.

λ - the throughput of the tasking network, in responses/second.

Table 2.1 represents some of the possible allocations of the tasks in Figure 2.2 onto a processor architecture similar to Figure 2.1. Allocations #1 and #2 represent the allocations illustrated in Figure 1.2. Allocation #3 is the uniprocessor configuration. Allocation #4 is the completely distributed configuration (1 task per processor), assuming up to 7 processors are available.

2.2 Characteristics of System

In order to develop the workload function of the next section, the following assumptions are made :

- The tasking network operates in a *pipelined* fashion [Ston87]; that is, subsequent tasks in the network simultaneously operate on subsequent stages of data. A *simple* pipeline consists of a single stream of data. Other execution patterns, such as the one in Figure 2.2, are called *complex* pipelines.
- Once a task has completed one cycle, it is immediately ready to execute its next cycle; waiting and synchronization with the receiving task is not explicitly calculated. These calculations require complex modelling or simulations to be performed such as those done for pipelined systems in [Wood88]. Furthermore, the above behaviour requires, in theory, an infinite number of buffers for each receiving task to handle incoming data. For practical systems with finite buffers, a certain degree of waiting may be introduced at the processors; the throughput calculations below then represent best-case bounds on the performance. The errors introduced by finite sized buffers are examined in [Cons89].
- The underlying scheduling mechanism can ensure that the two above points are taken into account. The implementation of an appropriate scheduler is, perhaps, as complex as the allocation issue; however, only the allocation issue will be considered in this thesis.
- The time required for context switches is assumed to be small with respect to the processing and communications times and is not included in the calculations.
- The allocation is static. That is, a task may only be allocated to a single processor and may not be dynamically redistributed at anytime during the execution cycle.

2.3 Workload Parameters

From the basic parameters defined in Section 2.1, and taking into account the above assumptions with regard to the system characteristics, the workload parameters may be derived.

Processor workload consists of three components :

1. Execution time (σ_p) : the time it takes to execute the processing requirements of each task allocated to it, in seconds/response.
2. Communication time (σ_c) : the time it takes to execute the communication requirements (message sends and message receives) of each task allocated to it, in seconds/response.
3. Forwarding time (σ_f) : the time it takes to forward the messages of tasks not residing on this processor, in seconds/response.

For processor k ,

$$\sigma_p(k) = f_p(k) \sum_{i=1}^N p(i) x_{i,k}$$

$$\sigma_c(k) = f_c(k) \sum_{i=1}^N \sum_{j=i+1}^N c(i,j) (x_{i,k})(1 - x_{j,k})$$

$$\sigma_f(k) = f_c(k) \sum_{i=1}^N \sum_{j=1}^N \sum_{l=1}^K \sum_{m=1}^K c(i,j) x_{i,l} x_{j,m} r_p(l,m,k)$$

So the workload on processor k , from a particular allocation, X is :

$$w_p(k) = \sigma_p(k) + \sigma_c(k) + \sigma_f(k) \quad (2.1)$$

The communications workload of a link m consists of the sum of all interprocessor communications times using that link, in each execution cycle, and is calculated as :

$$w_c(m) = f_l(m) \sum_{i=1}^N \sum_{j=i+1}^N \sum_{k=1}^K \sum_{l=1}^K c(i,j) x_{i,k} x_{j,l} r_c(k,l,m) \quad (2.2)$$

2.4 Allocation Measure

Having assigned a workload to all hardware entities for a particular allocation, the measures used to 'rate' an allocation are now described. As was stated, the goal of this thesis is to achieve a high system throughput. The throughput, λ , is bounded by the processor or communication link that requires the most time to complete its requirements for one execution cycle. That is,

$$\lambda \leq \frac{1}{w_{max}}$$

where,

$$w_{max} = \max(\max_{i=1 \dots K} w_p(i), \max_{i=1 \dots L} w_c(i))$$

An optimal allocator would find the allocation with the highest throughput, λ_{max} , where :

(Goal 1)

$$\lambda_{max} = \frac{1}{\min_X (w_{max})} \quad (2.3)$$

The above optimum is not necessarily always unique¹; in such a case, the preferred allocation is one which :

(Goal 2) minimizes the number of processors used.

Again, there may still be many such allocations²; then, the preferred one is that which :

(Goal 3) minimizes the overall *hardware workload*; this is the sum of the workloads of all hardware entities ($\sum_{i=1}^N w_p(i) + \sum_{i=1}^K w_c(i)$).

As will be seen in Chapter 3, these 'throughput based' goals are similar to those developed by Bokhari [Bokh88] and Neron [Nero84]. These are the functions that will be used for rating different allocations. This thesis is not concerned with always finding the optimum implied by these goals because, as will be seen, this often requires an unreasonable amount of time. Rather, we are concerned with finding an allocation near the optimum in a reasonable amount of time.

¹Section 5.4 will present some examples where different allocations result in the same λ_{max} .

²also shown in Section 5.4.

2.4.1 Alternative Goals

Some systems do not require that the throughput be maximized; instead they require that a target throughput be met. In this case, the value for λ is fixed and Goal 1 is not applicable. For this situation, Goals 2 and 3 suffice; that is, the allocation using the least number of processors which satisfies the throughput requirements is desired. Though the primary concern of this thesis is the throughput based goal (Goal 1), a method to consider the secondary goals (Goals 2 and 3), given a throughput constraint, will also be presented.

Other systems, especially general purpose machines, have a primary concern of minimizing response time, the end-to-end delay between an input to the system and the final system response due to that input. This type of system is not considered in this thesis.

2.5 Impact of Allocation on Performance

Now that a function related to the throughput of a system has been established, we illustrate, by example, the effect of allocation on performance. The calculated workloads for the allocations of Table 2.1 are listed in Table 2.2. From this Table we see, for $f_c = 1$, that Allocation #1 results in an execution cycle time of 12.5 ms/response, and hence a potential throughput of $\frac{1}{12.5}$ response/ms; Allocation #2, on the other hand, has a potential throughput of $\frac{1}{15}$ responses/ms. The calculated performance of Allocation #1 is thus, $\frac{15-12.5}{12.5} = 20\%$ better than that of Allocation #2.

If, however, the communications and I/O are slower ($f_c = f_l = 5$), Allocation #2 turns out to be the better allocation, being $\frac{23-29.5}{29.5} = 22\%$ faster.

Figure 2.3 illustrates a useful way to visualize the components of the workload for a system, using Allocation #1 ($f_c = 1$) as an example. It shows the relative processor and link workloads; from this, it can be seen whether execution or I/O times dominate the system. It also points out the bottleneck workload and gives a notion as to the degree of load balancing.

This example is typical of the behaviour of multiprocessor system performance, and often the performance difference between two allocations is much more dramatic.

Allocation	Processor/ Link	Workload $f_c = f_l = 1$	Workload $f_c = f_l = 5$
1	P1	12	20
	P2	11.5	29.5
	P3	12.5	22.5
	L1	4.5	22.5
	w_{max}	12.5	29.5
2	P1	15	23
	P2	6.5	16.5
	P3	12.5	22.5
	L1	3.5	17.5
	w_{max}	15	23
3	P1	27	27
	L1	0	0
	w_{max}	27	27
4	P1	8	20
	P2	10	30
	P3	5	13
	P4	7	27
	P5	8	20
	P6	7.5	29.5
	P7	8.5	22.5
	L1	13.5	67.5
	w_{max}	13.5	67.5

Table 2.2: Workloads for the Allocations of Table 2.1

Figure 2.3: Components of the Workload for Allocation #1 ($f_c = f_l = 1$) of Table 2.1

2.6 Complexity of the Problem

The general allocation problem has been shown to be among a class of ‘NP-complete’ problems [Coff76] for $K > 2$. These are problems for which the optimal solution *cannot* be found in polynomial time. Rather, the time required to find the solution grows exponentially as the size of the problem (number of tasks and processors) increases. The most basic way to find the solution is through *exhaustive enumeration*, whereby the workload functions are evaluated for every possible allocation. Consider a set of N tasks to be allocated to K processors. If the processors are non-identical, there are K^N allocations to evaluate. If the processors are identical, there are $O(K^N/N!)$ distinct allocations [Nero84]. As will be seen in Chapter 5, this approach can only find the solution in a reasonable amount of time for relatively small systems ($N < 20$). The next chapter shows how past research has dealt with this difficult problem.

Chapter 3

Literature Survey

This chapter summarizes previous reseach into allocation problems. The general approaches used fall into one or more of the following three categories : graph theoretic, mathematical programming, and heuristic. Though some notable results have evolved from the first two methods, heuristics remain the only means to achieve ‘good’ results out of large general problems. Techniques such as bin-packing and clustering are particularly well suited to the allocation problem, though some extensions are required to existing techniques so as to suit the workload characteristics described in Chapter 2.

3.1 Workload Minimization Methods

There are many allocation problems that have been tackled in both the engineering and non-engineering literature; examples include :

- assigning jobs to a group of workers (assembly line balancing) [Coff76]
- allocating files in a distributed database [Aper83]
- allocating functional units to hardware in VLSI design [Paul88]

All of these share the fact that they are NP-complete, but differ in the nature of the goal. Even with the processor allocation problem there have been a wide variety of goals and characteristics considered.

Figure 3.1: Minimum Weight Cut through a Graph [Ston77]

With respect to distributed processing, the task allocation problem first emerged from the desire to split the functions of a *serial* program onto a distributed architecture consisting of one host computer and one (or more) special purpose 'satellite' processor(s). Most of the work was originally focussed on minimizing a function such as,

$$\sum_{i=1}^N \sum_{k=1}^K \left(p(i, k)x_{i,k} + \sum_{l=1}^K \sum_{j=1}^N c(i, j)x_{i,k}x_{j,l} \right) \quad (3.1)$$

where $p(i, k)$ represents to processing requirements of task i on processor k and the other quantities are as defined in Section 2.1. Equation 3.1 is a measure of the total system workload.

Stone [Ston77] first applied a variation of Ford and Fulkerson's max-flow algorithm [Ford62] so as to find the minimum weight cut though a graph representing a tasking network. An example of the construction of the graph, along with the minimum weight cut, is shown in Figure 3.1. This solution finds the minimum value of Equation 3.1 for $K = 2$ processors; later variations allowed the problem to be

solved for $K > 2$ [Ston78] with certain structural restrictions.

The above problem was also solved using 0-1 integer non-linear programming approaches [Chu80]. Exact optimal solutions are possible for relatively small systems. Branch and bound techniques help reduce the search space, particularly when there are a large number of constraints on the system. This was the approach used by Ma [Ma82]. Memory and timing constraints, as well as processor-task compatibility constraints are easily incorporated into the problem. However, as N and K increase, these solution techniques alone become impractical due to the underlying exponential complexity of the method.

3.2 Enhancement of Parallelism

Unfortunately, Equation 3.1 does not take potential parallelism into account; when $p_{i,j} = p_{i,k} \forall k \in 1..K$, it is obvious that the equation is minimized when all tasks are allocated to a single processor (the communication term is then zero). Though this minimizes the total system workload (Goal 3), it does not necessarily maximize system throughput.

More recently, goals similar to the throughput maximization goal of Chapter 2 have been identified as suitable for solving allocation problems where parallelism is to be considered. For example, Lo used heuristics to extend Stone's solution so that 'interference costs' were identified [Lo87]. These costs represent a penalty for co-allocating tasks, since co-allocation inhibits potential parallelism. Shen and Tsai used a branch and bound graph matching approach using the A* algorithm to solve this function [Shen85].

Bokhari [Bokh88] later introduced another graph theoretic technique which finds an optimal solution based on a min/max criterion similar to Equation 2.3, in polynomial time. Though the general allocation problem remains NP-complete, Bokhari introduced a number of restrictions to the problem - both the processor architecture and the tasking architecture had to be simple pipelines as shown in Figure 3.2. From this, a layered graph is constructed; each layer represents a processor and each node in a layer represents a possible set of tasks allocated to that processor.

Figure 3.2: Restricted Architecture for Bokhari's Optimal Allocation Technique and Resulting Graph [Bokh88]

The minimum bottleneck path through the graph, obtained through a variation of a shortest-path algorithm, finds the optimal allocation (the thick line in Figure 3.2). Attempts to extend the approach to a general tasking or processing networks, result in a an exponential growth in the number of nodes of his graph.

Neron presented heuristics which assign a pipeline of tasks to processors, without the restriction to a processor pipeline [Nero84]. A number of Rules were presented. For example, the primary rule, 'Rule 1', paired any two processors if the total workload (execution and communication) of one of the processors exceeded the total workload that would arise if the tasks were combined onto a single processor. Neron

Figure 3.3: The Basic 'Bin-Packing' Problem

did not extend his heuristics to general tasking architectures but did reason that bin-packing was a likely approach to the problem.

3.2.1 Bin-Packing

Bin-packing techniques are heuristics used to fit a set of fixed sized 'items' into a number of 'bins' as illustrated in Figure 3.3.

There are two Sub-problems :

1. The number of bins is fixed, and the goal is to place the items such that the maximum sized bin is minimized.
2. The capacity of each bin is fixed and the goal is to place the items such that the number of bins is minimized.

The above two sub-problems are analogous to Goals 1 and 2 of Section 2.4 for the allocation problem described in Chapter 2 when,

- the performance impact of interprocessor communications is ignored (i.e. either $c(i, j) = 0 \forall (i, j)$, or $f_c(i) = f_t(i) = 0 \forall i$), and

- all processors are identical ($f_p(i) = 1 \forall i$).

We let the processors be 'bins' and the tasks be the 'items'. Equation 2.3 reduces to simply minimizing the processing cost on the bottleneck processor; this is a pure load balancing problem. Even this reduced problem remains NP-complete (the number of solutions has not changed).

A number of studies have been done on quick heuristic solutions to this problem. The basic algorithm used to solve Sub-problem 2 is :

```

BEGIN {Basic Bin-Packing}
  Sort the items according to an 'Ordering Criterion'
  FOR i=1 to N DO
    BEGIN
      Pick the item 'i' from the ordered list
      Assign this item to a bin based on a 'Placement Criterion'
    END
  END {Basic Bin-Packing}

```

Two suggested 'Ordering Criteria' [Gare72] are :

1. Random order,
2. Decreasing order based on the item sizes,

And, four common 'Placement Criteria' are :

1. First Fit - Choose the first bin with available capacity to fit the selected item
2. Next Fit - Same as First Fit except the search starts at the bin to which the previous item was allocated
3. Best Fit - Choose the bin with the lowest remaining capacity that will fit the item
4. Largest Fit or Greedy - Place the item in the bin with the highest remaining capacity

Bounds on the performance of bin-packing algorithms have been found [Grah72, John74]. Let d be the percent difference between the number of bins used in a packing algorithm and the number used in the optimal allocation. Then, the upper bound on d is 22% for Ordering Criterion 2 and Placement Criterion 1 (First Fit Decreasing), while it is 70% when a random order (Criterion 1) is used. While choosing tasks in a random order results in a faster algorithm, the bound on d is much better if the tasks are sorted in decreasing order. Experimental results using randomly generated lists have found that the average value of d for First Fit Decreasing is 2% [John74]. Similar results for other criteria are also available.

Indeed, Coffman applied bin-packing principles to develop an algorithm, called MULTIFIT, to schedule *independent* or *non-communicating* tasks on multiprocessors to solve Sub-problem 1 [Coff78]; the algorithm is shown below :

```

BEGIN {MULTIFIT}
  Calculate Capacity Bounds (Cmin and Cmax)
  REPEAT
    Set C= (Cmin+Cmax) DIV 2
    Using Placement Criterion #1 and Ordering Criteria #2,
      (i.e. First Fit Decreasing), allocate the items as per
      the Basic Bin-Packing algorithm.
    IF (number_of_bins_used) > K
      set Cmin=C
    ELSE
      set Cmax=C
  UNTIL ( Cmax >= Cmin ) OR (max. # of iterations reached)
END {MULTIFIT}

```

The capacity is iteratively adjusted, until the lowest possible capacity is attained using, at most, K bins. This algorithm guarantees that the percent difference between the largest bin using MULTIFIT and the optimum also has an upper bound of 22% [Coff78]. Our problem may be viewed as an extension to MULTIFIT, to allow dependencies among tasks.

3.2.2 Related Heuristics

Other heuristic techniques for processor allocation have been suggested. Two notable examples which pertain to this thesis are works by Williams [Will83, Reed87] and Efe [Efe82]. Both provide the necessary framework to allow for the allocation of communicating tasks to processors. While these two approaches were not presented in terms of bin-packing extensions, an examination of the algorithms shows that they follow similar ordering and placement principles.

In William's work, a task ordering based purely on communications factors and a task placement policy based purely on execution factors are used. The tasks are ordered in a way that reflects the relative volume of intertask communications. The placement policy resembles a Next Fit policy. That is, each processor is loaded until both a minimum processing constraint and a load balancing constraint are reached. The allowed 'load' is initially set to 0 and is gradually incremented until a suitable load is found.

Efe's allocator has two stages. The first stage is a Module Clustering Algorithm which forms K clusters out of the N tasks in a manner that minimizes inter-cluster communications. The clusters are allocated to processors based on a Best-Fit strategy to balance the load. The second stage is a Module Reassignment Algorithm which identifies overloaded and underloaded processors and performs pairwise exchanges to better balance the load. The initial task ordering is therefore again based purely on communications related factors while the initial placement is based on both execution and communication workloads.

These represent just two of a variety of possible approaches. One could find scenarios where they might not be adequate. For example, if communications terms do not vary significantly, Williams original sort will have little effect and will be equivalent to a random sort. It is definitely worthwhile to consider other options not yet examined for this problem, such as task orderings based on *both* execution and communication factors. The Fast Task Allocator, presented in the next chapter, will suggest and present such options.

Chapter 4

Allocator Description

The principles of the task allocator developed for this thesis are now described. Ways in which the three objectives of bottleneck determination, load balancing and communications reduction can be realized are first presented. From this, the basic bin-packing and clustering allocation algorithms introduced in Chapter 3 are generalized to include the extended characteristics of the system described in Chapter 2. A number of alternative options are introduced for the following steps of the algorithm :

- Task Ordering
- Bin Capacity
- Initial Bin Weights
- Intermediate Bin Weights
- Placement Criteria

The results obtained by various options will be analyzed so as to determine some characteristics for which each might be preferred. In order to compare these heuristics with optimal allocation techniques, two fully optimal allocators are also presented : one uses exhaustive enumeration, while the other uses Bokhari's algorithm.

Figure 4.1: An Obvious Bottleneck in a System

Unless otherwise stated, for simplicity, only basic hardware configurations consisting of a number of identical processors, either connected to a single bus or fully connected, are initially considered where :

- The value of f_p is the same for all processors,
- The value of f_c is the same for all processors,
- The value of f_l is the same for all links, and
- $L = 1$ or $L = K(K - 1)/2$

These limitations apply to many real systems. Enhancements to handle more complex architectures are discussed later in Chapter 6.

4.1 Intuitive Allocation Principles

Many allocation decisions can be made intuitively. This section outlines some of the 'obvious' principles that an allocator should realize and explains how the steps of some algorithms are set up to achieve these ends.

4.1.1 Bottleneck Determination

Consider the system of Figure 4.1. It consists of one 'large' task with considerable execution requirements and several tasks whose execution requirements are much 'smaller'. Because Task 3 has the highest total processing requirements, it is a *bottleneck task*. Once the bottleneck task is allocated to a processor, any allocation of the other tasks onto other processors has no effect on the system throughput bound as calculated by Equation 2.3. An allocator should recognize bottlenecks and allocate them first. Once critical tasks are allocated, the major performance

Figure 4.2: Load Balancing versus Communication Reduction

characteristics of the system have been established; allocation of the remainder of the tasks only has a minor, if any, effect. The original ordering in the basic bin-packing algorithm does this by ordering the items according to their size; this establishes the relative importance of the items to the final allocation.

4.1.2 Load Balancing

Consider the system of Figure 4.2. It consists of several tasks with equal processing requirements. Clearly, when $N = K$ and $f_c = f_p = f_i = 1$, these tasks are best distributed over all processors, while for $N > K$ the tasks should be distributed over the available processors as evenly as possible. This is achieved by either :

1. estimating a maximum allowable load and not allowing any processor to exceed that load.
2. never allowing a task to be allocated to a processor if it would cause the maximum load to increase, unless there is no other option.

MULTIFIT achieves load balancing through the first method while Greedy bin-packing uses the second method. Obviously, when intertask communications are negligible, these algorithms alone are suitable allocation heuristics.

4.1.3 Communication Reductions

If, in Figure 4.2, f_c is increased from 1 to 25, a completely different situation emerges. When two communicating tasks are allocated to separate processors, the resultant processing requirements exceeds those that would have been incurred had the tasks been co-allocated. The tasks should therefore be co-allocated. Neron's prime allocation rule ('Rule 1') [Nero84] for pipeline allocation is based on this principle.

Figure 4.3: A Mixed System

The principle is sound and our allocation techniques should ensure that it is considered. Some interesting related results on the effect of communications on symmetric problems, which further illustrate this behaviour, are discussed in [Ston87].

4.1.4 Mixed Systems

Clearly, the characteristics of many practical software designs are not as straightforward as the examples above. Rather, different attributes may dominate in different parts of the system. The allocator should use the applicable principles to allocate each respective part of the system. For example, in Figure 4.3, Tasks 1, 2 and 3 should, most likely, be co-allocated due to the high intertask communication requirements; Task 7 is a bottleneck which should be allocated separately since the communications with other task are not excessive compared to its processing requirements; Tasks 4, 5 and 6 could then be allocated to balance the load over the processors. In most problems, however, these distinctions can not always be so easily made.

4.2 Allocation Algorithm

The bin-packing methods of Chapter 3 are now generalized to handle the considerations of the general tasking network, with communicating tasks, presented in Chapter 2, combining both the basic bin-packing approaches and Coffman's MULTIFIT. Furthermore, the steps are abstracted so that a variety of options for their execution can be considered.

The following notes define some terminology used in the algorithm, as well as important differences between the algorithm below and those presented in Chapter 3. Numbers in parentheses are references to steps in the algorithm :

- There are $K + L$ bins: K 'processor' bins and L 'link' bins. The 'weight' of each bin represents a workload estimate for the hardware entity that it represents. The tasks of course may only be placed in one of the K 'processor' bins; however the placement of a task in a bin impacts not only the weight of that bin, but that of the appropriate link bin(s). Let $W(k, X^{(\tau)})$ be the weight of bin k after τ of the N tasks have been allocated.
- The terms used to represent the weights of a bin at a given stage are :
 - $W(k, X^{(0)})$, the *initial bin weights* (Step 3) : a value assigned to each bin before any tasks have been allocated.
 - $W(k, X^{(\tau)})$, $0 < \tau < N$, the *intermediate bin weights* (Step 4) : a value assigned to each bin after a new task has been allocated. This reflects an update of the workload estimate.
 - $W(k, X^{(N)})$, the *final bin weights* (Step 6) : the value of each bin after all tasks have been allocated. These are the final workload calculations, and are therefore always equal to Equation 2.1 (processor bins) or Equation 2.2 (link bins).
- As in Chapter 3, the tasks are sorted according to an Ordering Criterion (Step 1) and individually assigned to processors according to a Placement Criterion (Step 5)
- Certain placement criteria require a step to set the bin-capacity (Step 2); when this is necessary, the algorithm iterates, as in MULTIFIT, until a suitable capacity is found.

The algorithm which performs processor allocation is shown on the following page :

```

BEGIN {allocator}
REPEAT {for all desired combinations of options specified }
  Sort the tasks according to the Ordering Criterion (1)
  REPEAT (*)
    Choose Bin Capacity (2)
    Assign Initial Bin weights (3)

    FOR i=1 TO N DO
      BEGIN
        Pick ith task from ordered list

        FOR j=1 TO K (*) DO
          BEGIN
            Temporarily allocate task i to processor bin j
            Compute Intermediate Bin Weights (4)
            Remove task i from processor bin j
          END {for}

          Permanently allocate task i to a processor according
            to the Placement Criterion (5)
          Update Intermediate Bin Weights (4)
        END {for}

        UNTIL Capacity is Adequate

        Compute Final Bin Weights (6)

      UNTIL done

    Choose the 'best' allocation based on the Final Bin Weights.

  END {allocator}

```

(*) represents steps not necessary for all options

The details of each of the numbered steps are now described. Several options are presented for each step and the allocator implementation allows any combination of the specified options to be selected. This allows for the study and analysis of the effectiveness of various combinations as presented in Chapter 5.

4.2.1 Task Ordering Criteria

Tasks are ordered by an index called 'size'. First, measures to initially calculate the size of a task are presented. Then some criteria by which the tasks may be ordered are presented.

The Problem of 'Sizing' Tasks

It was shown that by ordering tasks according to their importance to the final allocation, a significant improvement can be obtained in the final results. For the basic bin-packing problem this was easily achieved by sorting the items according to their size, as the size of each item was a known fixed quantity. In the task-processor analogy to the problem, the 'size' of a task represents the workload that it contributes to a processor (or link). However, for the model introduced in this thesis, the 'size' of a task included allocation dependent communication terms and thus cannot be fully calculated until the complete allocation is known. The expression for the workload contributed by any single task, i , to the processor, k , to which it is allocated is :

$$S(i) = f_p(k)p(i)x_{i,k} + f_c(k) \sum_{j=1}^K c(i,j)x_{i,k}(1 - x_{j,k}) \quad (4.1)$$

Due to the inter-task communication terms, $c(i,j)$, the 'size' of a task depends on X , the allocation matrix.

Though an exact measure cannot be initially assigned to a task, estimates of the eventual size can be made. Two parameters, A_1 and A_2 , are introduced, which may be tuned to reflect the relative importance to be attributed to processing time versus communication time, to replace X . The initial task size estimate becomes :

$$\hat{S}(i) = A_1 f_p p(i) + A_2 f_c \sum_{j=1}^N c(i,j)$$

Bounds on the task size estimate can be obtained by adjusting A_1 and A_2 :

- Lower Bound : $S_l(i) = f_p p(i)$. If the communications term is ignored (assumed negligible), the size of a task is no longer allocation dependent. This represents

an absolute lower bound on the workload a task will contribute to a processor. Setting $A_1 = 1$ and $A_2 = 0$ sets $\hat{S}$ to this bound.

- Upper Bound : $S_u(i) = f_p p(i) + f_c \sum_{j=1}^N c(i, j)$. If all possible communications processing that a task may require are incorporated, an upper bound on the task's size is calculated. Setting $A_1 = 1$ and $A_2 = 1$ sets $\hat{S}$ to this bound.
- $S_c(i)$: Sizing the tasks according to communications alone, as was done by Williams [Will83], can be obtained by setting $A_1 = 0$ and $A_2 = 1$.

Task ordering criteria based on S_l , S_u and S_c , will be considered in detail, though other settings for A_1 and A_2 are possible.

Task Ordering Techniques

Two techniques of ordering tasks are available ; they will be called : *absolute* ordering and *communication-directed* ordering.

Absolute ordering refers to sorting based on decreasing task size alone using any of the available task sizes. Note that this kind of sorting can be performed in $O(N \log N)$ time using a standard quick sort technique.

Communication-directed ordering is a term used to describe a sort order whereby special status is given to tasks which communicate with already-selected tasks. The motivation for this kind of ordering and a detailed description of the method are now presented.

The task order should track the relative importance of tasks. Once a given set of tasks has been selected for placement by the algorithm, the next most 'important' tasks are not necessarily those with the next highest absolute size. Instead, the tasks which communicate with one of the already allocated tasks should take higher priority to encourage the clustering, when necessary, of communicating tasks. This is the approach used by Williams [Will83]. Thus, communication-directed orderings are also considered and may be based on any of the task size calculations above. An algorithm which implements this order is found on the next page :

BEGIN {Communication-Directed Ordering}

```
{*
  set R= { all tasks sorted according to 'absolute size' }
  set S= { all tasks sorted by 'communication-directed' order
            (initially empty) }
  subset RS = { tasks currently in R that communicate with tasks
                currently in S }
*}
```

```
S= {}
R= {all tasks - sorted }
FOR i=1 to N DO
  BEGIN
```

```
    Find RS = { all tasks in R which communicate with tasks in S}
    IF RS = {} THEN
      BEGIN
        { * no remaining tasks in R communicate with
          tasks in S; pick 'biggest' task from R *}

```

```
        S = S + {R(1)};
        R = R - {R(1)}
```

```
      END
```

```
    ELSE
```

```
      BEGIN
```

```
        { * pick 'biggest' task from the sub-set *}

```

```
        S = S + {RS(1)};
        R = R - {RS(1)};

```

```
      END;
```

```
    END {for}
```

END {Communication-Directed Ordering}

Note that the sort can be performed in $O(N^3)$ time, which is typically slower than the absolute ordering technique.

4.2.2 Initial Bin Weights

All processor bins are assigned an initial weight of '0'¹. Likewise, each communication bin may also be assigned an initial weight of '0'. In this case, the weight of all bins will be successively incremented with the addition of each new task, so as to reflect the increased workload on the device due to that task. Alternatively, each communication bin, k , may be assigned an initial weight of :

$$W(k, X^{(0)}) = A_3 f_l(k) \sum_{i=1}^N \sum_{j=i+1}^N c(i, j)$$

where $0 \leq A_3 \leq 1$. In this case, the addition of each task to a bin may result in a reduction in the communication bins' weight. For example, when two communicating tasks are found to be co-allocated, the communication bin weight(s) may be then reduced by an appropriate amount. $A_3 = 0$ represents the lower bound on the expected communications (all zero) while $A_3 = 1$ represents an upper bound.

4.2.3 The Intermediate Bin Weight Calculation

Each time a task is allocated to a processor bin, a calculation to update the bin weights is performed so as to reflect the workload impact of that task. Since the system may be partially allocated at this point in time, this impact is better known than when the initial task sizes were calculated (for task ordering purposes). Nevertheless, the full impact is not known until the system is fully allocated. As was done for the initial task sizes, upper and lower bound measures are used. Updates to the following bin weights must be considered for every allocated task :

- The processor bin to which the task is assigned.
- The link bin(s) required to transmit this task's IPC messages.
- Any other processor bin(s) which must receive this task's IPC messages.

¹There is an exception when *forced allocations* are present; see Section 4.5.

Processor Bin

Consider, first, the impact of the allocation of a task, i , on the processor bin, k . Assuming that the allocation matrix, X , is now partially filled in to reflect the tasks that have already been allocated, the weight of that bin will be updated, at the user's discretion, in one of the following three ways :

1. Lower Bound, $W_l(k, X^{(\tau)})$: the bin weight is incremented to reflect the processing of the new task plus the I/O time of any tasks with which it communicates that have already been allocated to different processors.

$$W_l(k, X^{(\tau)}) = W_l(k, X^{(\tau-1)}) + f_p(k)p(i) + f_c(k) \sum_{j=1}^N \sum_{m=1}^K (c(i, j)x_{j,m}(1 - x_{j,k})) \quad (4.2)$$

2. Upper Bound, $W_u(k, X^{(\tau)})$: the bin weight is incremented to reflect the processing of the new task plus the I/O time of any tasks with which it communicates that have either already been allocated to different processors or that have not yet been allocated. The weight then must be decremented by the I/O times of all tasks with which it now co-allocated, as these I/O times were pessimistically included in the weight when those tasks were originally allocated.

$$W_u(k, X^{(\tau)}) = W_u(k, X^{(\tau-1)}) + f_p(k)p(i) + f_c(k) \sum_{j=1}^N (c(i, j)(1 - x_{j,k}) - c(i, j)x_{j,k}) \quad (4.3)$$

3. Intermediate Values - again, tuning factors may be introduced to assign a value somewhere between the above bounds to the bin weights.

Link Bin

Consider, now the impact on link bin m , when task i is allocated to processor k , assuming a single bus. Its workload may be adjusted in one of the following ways :

1. If the initial link bin weights were set to 0, the weight is incremented to reflect any known new interprocessor communications.

$$W(m, X^{(\tau)}) = W(m, X^{(\tau-1)}) + \overbrace{f_l(m) \sum_{j=1}^N \sum_{n=1}^K (c(i, j) x_{j,n} (1 - x_{j,k}))}^{\alpha}$$

2. If the initial link bin weight was set to its upper bound (see Section 4.2.2), the weight is decremented to reflect the reduced interprocessor communications resulting from known new co-allocations.

$$W(m, X^{(\tau)}) = W(m, X^{(\tau-1)}) - \overbrace{f_l(m) \sum_{j=1}^N c(i, j) x_{j,k}}^{\beta}$$

3. Where $0 < A_3 < 1$, similar appropriate adjustments to the link weight are performed. Specifically,

$$W(m, X^{(\tau)}) = W(m, X^{(\tau-1)}) + (1 - A_3)\alpha - A_3\beta$$

Other Processor Bins

If Equation 4.2 is used to update processor bin weights, the allocation of a task to a processor will also impact the intermediate weight of processor bins other than the one to which it is assigned. Any processor bin, $m \neq k$, containing tasks with which the new task communicates, must be incremented by an amount equal to the I/O time for these communications :

$$W(m, X^{(\tau)}) = W(m, X^{(\tau-1)}) + f_c(m) \sum_{j=1}^N c(i, j) x_{j,m}$$

Otherwise, if Equation 4.3 is used, no adjustments to these bin weights are required, since the above communication term had already been incorporated.

Where more complex routing is involved, the weights of any processors required to forward the IPC messages must also be adjusted; this is not of concern for this chapter and will be discussed in Chapter 6.

4.2.4 Placement Criteria

Given one of the above calculations for the intermediate bin weights, the decision as to where to allocate the task may be based on one of the four placement criteria introduced in Chapter 3. They are, once again,

1. First Fit - Starting at the first bin, calculate the intermediate bin weights. If they are all below the capacity, choose this processor, otherwise move on to the next processor.
2. Next Fit - Starting at the bin to which the previous task was allocated, calculate the intermediate bin weights. If they are all below the capacity, choose this processor; otherwise move on to the next processor and repeat.
3. Best Fit - Calculate the intermediate bin weights for each of the possible placements. Choose the bin which results in the 'tightest' fit of this task. The tightest fit is the one which minimizes the difference between the bin capacity and the intermediate bin weights, provided this value is non-negative.
4. Greedy or Largest Fit- Calculate the intermediate bin weights for each of the possible K placements of the task in question. Choose the place which, to date, satisfies the goal of minimizing the bin with the maximum weight.

4.2.5 Capacity Selection

If the Greedy placement technique is used, the bin capacity, C , does not need to be specified. This is because at each step of this procedure, capacity is minimized. However for the other three policies, a capacity, which limits the total size of tasks that may be placed in a bin, is required. Since the final capacity is not known, an initial estimate must be made, and adjusted as necessary, as was done in MULTIFIT.

Capacity Bounds

An upper bound on the capacity of a bin is $C_h = f_p \sum_{i=1}^N p(i)$, which represents the workload when all tasks are allocated to a single processor. While it is certainly

possible for a given allocation to exceed this capacity, the optimal allocation should not. This is, therefore, used as an upper limit on the allowable capacity. Likewise, an absolute lower limit on the capacity may be obtained by assuming that

- communications are negligible,

and that either

- the tasks are perfectly evenly distributed over all processors, or
- the bottleneck task is allocated individually,

whichever is worse. The lower bound is [Coff78],

$$C_l = f_p \max \left[\sum_i \frac{p(i)}{K}, \max_i p(i) \right] \quad (4.4)$$

Note that the lower bound capacity will, likely, be determined by the first argument of Equation 4.4 for low values of K and by the second argument for values of K near N . In the first case the capacity is bound by a *hardware bottleneck* – the limited processing resources; in the second case a *software bottleneck*, the indivisible execution requirements of the bottleneck task, determines the bound. Capacity predictions are then made in the same iterative manner as was shown for MULTIFIT, based on these initial values. The value of K is progressively adjusted until the lowest value of K , for which the throughput constraint is satisfied, is met.

4.3 Solving for a Known Throughput Goal

A different algorithm is necessary if we aim not to maximize throughput, but to meet a throughput goal with a minimum number of processors. The following algorithm is used for a system where a throughput goal of $\lambda = 1/C$ is to be achieved, using at most K processors :

```

BEGIN
  Kmin=0; Kmax= K;
  REPEAT
    (* Predict number of processors *)
    Set K = (Kmin+Kmax) DIV 2

    (* allocate onto a maximum of K processors; Kused is the
       actual number of processors used by the allocator *)
    allocate(K, Kused, C);

    IF ( C > Cgoal) THEN
      (* the throughput is too low; increase the number of
         processors *)
      Kmin=Kused
    ELSE
      (* the throughput is better than required; see if
         the number of processors can be reduced *)
      Kmax=Kused

    UNTIL (Kmin=Kmax)
    Final allocation is the one which most closely meets capacity
    requirements
  END

```

If the throughput goal is unrealistic (no allocation was found which meets the throughput requirements), the allocation with the highest potential throughput requirements is returned.

4.4 Algorithmic Complexity

By examining the allocator's algorithm, it can be seen that Step 4, the intermediate bin weight calculation, is executed within the context of two nested loops. It is

therefore executed $N * K$ times for each set of options. The step itself can be executed through a sequence of N summations. This results in a complexity of $O(KN^2)$ for this step.

As was stated, the sort step is performed with a complexity of either $O(N^3)$ or $O(N \log(N))$, depending on whether or not communication-directed ordering is used.

The execution of the algorithm is dominated by one of the above two steps. When communication-directed ordering is used, the algorithmic complexity is dominated by the $O(N^3)$ term; when absolute ordering is used, it is dominated by the $O(KN^2)$ term. When capacity selection is necessary, the underlying algorithm repeats a number of times which depends on the capacity bounds, not on the size of the network. To include the effect of capacity selection, the above algorithmic complexity is multiplied by a term equal to the complexity of a binary search. This term does not depend on N or K .

Figure 4.4: Fast Task Allocator Structure

4.5 Allocator Implementation

Figure 4.4 illustrates the structure of the allocator. It is implemented in 'C' and runs on a SUN workstation.

It consists of 12 modules, now described :

- **form_net** uses information supplied by the user through the terminal and creates a network descriptor file containing the hardware and software parameters described in Section 2.1 along with several control parameters to be described later. The network descriptor file is an ASCII file containing values representing each of these parameters. This allows for a quick method of altering

parameters, using a text editor, during the experimental stages of this work. Development of a more elaborate, user-friendly tool for creating and editing portions of the descriptor file, using a graphical interface, is underway. The modules which are included to create the network descriptor file are :

- **SW_write** - software parameter creation
- **HW_write** - hardware parameter creation
- **HS_write** - control parameter creation (see Section 4.5.1)
- **defines** - system definitions for all allocation variables
- **allocate** - the allocator module implements the main algorithm. It uses the following modules :
 - **hw_read**, **sw_read** and **hs_read** - read the hardware, software and control parameters respectively from the network descriptor file.
 - **comp**, **sort** - the ordering modules contain functions to effect any of the ordering options described in Section 4.2.1. **comp** computes the initial task sizes, while **sort** performs the sort.
 - **alloca** - computes the Intermediate Bin Weights using any of the options specified in Section 4.2.2.

4.5.1 Control Parameter Description

The control parameters indicate which allocation options are to be used as well as a number of allocation constraints allowing the user greater ease in customizing specific allocation requirements. They are :

- **Forced Pre-allocations** : indicates which tasks must be allocated to specific processors; this is particularly useful when one or more tasks are present which may only be allocated to a particular special processor. If such tasks exist, the initial bin weights are not '0'. Instead, intermediate bin weights are computed with these tasks in place. Note that if all tasks are forced onto specific processors, the final bin weights are immediately calculated; the allocator, then

becomes simply a tool for directly calculating device workloads according to Equation 2.3.

- **Forced Co-allocations** : indicates which sets of tasks must be co-allocated onto the same processor. This is useful when tasks must share the memory space of some processor. Any set of two such tasks, i and j are combined into a single item, k with :

$$p(k) = p(i) + p(j)$$

and

$$c(k, l) = c(i, l) + c(j, l)$$

for any $l \neq i, j$. This is done prior to ordering the items.

- **Allocation Restrictions** : indicates specific processors to which a task must NOT be allocated. Intermediate bin weights for these task/processor combinations are not calculated, thus preventing such an assignment from occurring.
- **Co-allocation Restrictions** : indicates which sets of tasks must NOT be co-allocated. Again, the algorithm does not compute intermediate bin weights for any partial allocation which would result in the specified sets of tasks to be co-allocated
- **The Allocation Options** to be used. Each option for a particular step, as described in Sections 4.2.1 to 4.2.5, and each of the tuning factors may be given a value. The user may specify any combination of these values. At this time the allocator gives no aid in selecting suitable options based on factors such as task structure.

4.6 Allocators for Optimal Comparisons

In order to effectively compare our heuristic allocator with optimal allocations, a system for computing and comparing allocations for a number of randomly generated systems was implemented in 'C'. Figure 4.5 illustrates this system. The approach used follows :

- A **Random Parameter Generator** creates sample networks through a pseudo-random number generator.
- The network is allocated using both the heuristic **Fast Task Allocator** and the optimal **Exhaustive Task Allocator**.
- The results are passed onto an **Analyzer** which computes relevant statistics.

Because of the exponentially complex nature of the Exhaustive Allocator, this system is only suitable for comparing small systems. Nevertheless, it does give an indication of the Fast Task Allocator's performance for these systems.

In addition to the Exhaustive Allocator, an allocator based on Bokhari's optimal Minimum Bottleneck algorithm [Bokh88] has been implemented in PASCAL and will also be used for comparison, subject to its restrictions.

4.6.1 The Random Parameter Generator

The module randomly generates parameters for a tasking network. Given p_{max} (a maximum allowable value for $p(i)$), c_{max} (a maximum allowable value for $c(i, j)$), N and K , it produces :

- a value of $p(i)$ for each of the N tasks. This value is uniformly distributed between 1 and p_{max} .
- the number of communication arcs in the tasking network. This value is uniformly distributed between 1 and $\frac{N(N-1)}{2}$.
- a source and destination task for each of the communication arcs. These values are uniformly distributed between 1 and N .
- a value for $c(i, j)$ for each communication arc. These values are uniformly distributed between 1 and c_{max} .

These values are stored using the network descriptor file format.

After generating the tasking network, the Random Parameter Generator invokes both the Fast Task Allocator and the exhaustive allocator, providing a comparison,

Figure 4.5: Analysis of Allocations

both in results and timing of the two methods. The most pertinent results are w_{max} , the bottleneck workload for the Fast Task Allocator and w^* the bottleneck workload of the optimal allocator.

4.6.2 The Exhaustive Allocator

Using an exhaustive enumeration approach the optimal allocation for a particular system description, is found using this allocator. For each of the K^N possible allocations generated by this program, the workload function is computed. The best allocation is retained based on the goals of Section 2.4.

4.6.3 The Analyzer

Given the results of the the two allocators over a number of randomly generated systems with the same characteristics (p_{max} , c_{max} , N and K), the allocation analyzer generates the following statistical information :

- %OPT : the percent of allocations for which the allocation generated by the Fast Task Allocator was optimal ($w_{max} = w^*$).
- $\overline{\%D_w}$: the average value of the percent difference between w_{max} and w^* .
- $\%D_w^{max}$: the worst case value of the percent difference between w_{max} and w^* .

4.6.4 Implementation of Bokhari's Algorithm

Bokhari's allocation algorithm was also implemented in order to compare allocations generated by this approach. Recall that these allocation are optimal, given the restrictions illustrated in Figure 3.2. Because our allocation technique is not subject to these limitations, it is quite possible for the fast task allocator to generate allocations with a higher throughput than Bokhari's.

Chapter 5

Results and Evaluation

A number of example tasking networks will now be allocated onto processors using the allocation techniques described in the previous chapter. The following results are described :

- In Section 5.2, execution time figures for examples with various values of N and K are presented for the implementations of the Fast Task Allocator, the Exhaustive Allocator and Bokhari's Algorithm described in Chapter 4.
- In order to assess the general quality of the allocator, a large number of small randomly generated systems, created by the the Random Parameter Generator described in Section 4.6, are allocated in Section 5.3. The statistics outlined in Section 4.6.3 are shown for a variety of cases.
- Examples from Williams, Neron and Efe's works are allocated in Section 5.4. Their results are compared to those of the Fast Task Allocator. As well, the results for pipeline structures are compared to the allocation from Bokhari's algorithm and the results for small networks are compared to the allocation from the Exhaustive Allocator.
- In order to illustrate the applicability of the Fast Task Allocator to a large system, well beyond the capability of any fully optimal allocator, a case study featuring a digital signal processing system consisting of 119 tasks is allocated

in Section 5.5. A few design variations are examined in order to illustrate the effect of design and allocation adjustments.

In these results, the effect of varying certain factors, such as the communication link speed and the number of processors available, is examined. Likewise, some of the effects of the various allocation options are studied in order to give some initial insight into the circumstances under which particular options are either effective or ineffective.

5.1 Basic Approach

Chapter 4 presented a variety of options available for each of the allocator's steps; the user must select from these options. This chapter will focus on a sub-set of these options, in an attempt to determine their suitability. Unless otherwise indicated, the approach used in allocating the examples in this chapter is presented below. Note, also, that the hardware architecture restrictions are the same as described in Chapter 4.

- **Sort Order** : Both the absolute and the communication-directed orderings based on S_u , S_l and S_c , as defined in Section 4.2.1, are attempted. This represents six different orderings.
- **Initial Bin Weights** : All are set to zero.
- **Intermediate Bin Weights** : Calculations based on both the upper and lower bounds for the intermediate bin weights, as presented in Section 4 (W_u and W_l), are used. In addition, W_p , an intermediate bin weight calculation which ignores the communication term in W_l , is used.
- **Placement Criteria** : The Greedy policy is selected. Note that capacity selection is not necessary when this placement criteria is used.

Each of these options are specified in the system descriptor file. After executions based on each of these options, the allocator selects the best allocation. Note that, in

many cases, there was no difference between the allocations obtained from different options.

5.2 Execution Time Statistics

Table 5.1 shows approximate run times for the Fast Task Allocator and the Exhaustive Allocator. These results were obtained through successive runs of the Random Parameter Generator on a SUN 3/60 workstation. For every set of values of N and K , a set of 2 to 10 random networks were generated and allocated using both methods. Since the allocators execution time depends primarily on N and K , not on the actual parameters generated, the execution time for the different examples did not vary significantly for a particular selection of N and K . Table 5.1 represents the average execution time required to perform one complete allocation. The figures for the Fast Task Allocator represent the total time needed to run all of the 18 combinations specified in the Basic Approach in Section 5.1. Dividing these results by 18 would then give the execution time for the average single run of the Fast Task Allocator. Depending on the options selected, a particular execution will be slower or faster than this average. In cases where run times for the Exhaustive Allocator were too long, estimates were made based on the exponential trend observed for smaller values of N and K . These estimates are marked with an asterisk (*). Use of the Exhaustive Allocator becomes impractical for these values. For 10 tasks and 10 processors, the execution time on the Exhaustive Allocator would approach one year. While branch and bound techniques could reduce this time considerably, it is unlikely that the 6.5 second execution time achieved by the Fast Task Allocator could be approached.

Figure 5.1 is a graph of the execution times for the Fast Task Allocator, Bokhari's allocator and the Exhaustive Allocator for various values of N for $K = N$ up to 15. Execution times for the Fast Task Allocator for larger networks are shown in Figure 5.2. The exponential nature of the Exhaustive Allocator can be clearly seen as can the polynomial nature of the other two allocators. The order of the polynomial is consistent with the prediction of Section 4.4. For example, when both N and K

	K	N=1	2	3	4	5	6	7	8	9	10
E	1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.2
X	2	-	0.1	0.1	0.1	0.2	0.2	0.4	0.9	1.8	4.5
H	3	-	-	0.2	0.3	0.4	1.5	5.4	19.8	65.4	246.1
A	4	-	-	-	0.4	1.6	7.5	37.7	182.5	866.3	4K*
U	5	-	-	-	-	4.7	30.7	179.4	1099	6K*	35K*
S	6	-	-	-	-	-	90.9	661.1	4K*	32K*	200K*
T	7	-	-	-	-	-	-	2K*	14K*	100K*	750K*
I	8	-	-	-	-	-	-	-	40K*	320K*	2.7M*
V	9	-	-	-	-	-	-	-	-	900K*	8.5M*
E	10	-	-	-	-	-	-	-	-	-	24M*
F A S T	1	0.1	0.1	0.2	0.2	0.3	0.4	0.5	0.6	0.7	0.8
	2	-	0.2	0.3	0.4	0.5	0.8	0.9	1.2	1.8	1.7
	3	-	-	0.4	0.6	0.7	1.0	1.6	1.7	2.0	2.3
	4	-	-	-	0.6	0.9	1.3	1.6	2.1	2.4	2.8
	5	-	-	-	-	1.1	1.7	1.8	2.9	3.2	3.7
	6	-	-	-	-	-	2.0	2.3	3.2	3.3	4.0
	7	-	-	-	-	-	-	2.7	3.5	3.8	4.5
	8	-	-	-	-	-	-	-	3.7	4.2	4.9
	9	-	-	-	-	-	-	-	-	4.7	5.6
	10	-	-	-	-	-	-	-	-	-	6.5

* : extrapolated estimates

Table 5.1: Execution Times for Allocators (in seconds)

Figure 5.1: Execution Times for Allocators for $N=K$

increase by a factor of 2, from $N=20$ to $N=40$, an 8-fold increase in execution time is expected (for $O(N^3)$, $2^3 = 8$; for $O(KN^2)$, $2 \cdot 2^2 = 8$). Figure 5.2 shows actual increases by a factor of about 7. Bokhari's algorithm runs slightly faster than the Fast Task Allocator; however the memory requirements for the graph grow quickly and exceed the workstation capability after 15 tasks, for the current implementation.

Figure 5.2: Fast Task Allocator Execution Times

5.3 Comparisons with Optimal Allocations

Besides the speed of the allocator, it is important to assess the quality of its allocations. The question which arises is : "In general, how do the allocations obtained by the Fast Task Allocator compare with optimal allocations?". The Random Parameter Generator is used to study this question.

Various N and K

Sets of values for N and K that were suitable for the Exhaustive Allocator were arbitrarily selected. The range of values for N and K available for selection were limited by the computation time required by the exhaustive enumerator. For each set of values, a number of random tasking networks were generated and allocated. Table 5.2 presents an overview of the statistics obtained from the Analyzer.

An examination the Table reveals some interesting information regarding the qualities of the Fast Task Allocator. The Basic Approach ¹ resulted in $\overline{\%D_w}=1\%$, that is, an overall average of a 1% difference between the expected performance of the systems allocated with the Fast Task Allocator compared to the optimal allocation. Furthermore, 88.7% of these allocations had the same throughput measure as the optimal. For many selections of N and K , this was true for over 90% of the allocations. It appears that the Basic Approach performs best for values of K near N . For these cases, the Greedy approach seeks to combine tasks only in order to match the workload of an already allocated bottleneck task or in order to cluster tasks which communicate extensively. However as K decreases with respect to N , another factor, based on the lower bound capacity necessary to achieve adequate load balancing, emerges. Recalling Equation 4.4, the lower bound capacity calculation, it is the minimum workload, $\sum_i \frac{P_i(t)}{K}$, that determines the performance bottleneck for low values of K . The Greedy approach does not initially combine tasks onto processors to account for this factor. Indeed, as K decreases with respect to N , the quality of the allocations degrade. For example, the worst performance observed is for $N=11$ and $K=2$ with $\overline{\%D_w}=4.4\%$.

¹Recall that the Basic Approach uses the Greedy Placement Criterion only.

PC*	N	K	$\frac{D_{max}}{C_{max}}$	# of Runs	# Optimal	%OPT	$\overline{\%D_w}$	$\%D_w^{max}$
G	4	4	1	80	80	100	0	0
	5	5	1	80	77	96.2	0.15	8.7
	6	5	1	80	74	92.5	0.3	11.5
	5	3	1	100	96	96	0.4	17.7
	7	3	1	100	95	95	0.5	21
	7	4	1	80	72	90	0.6	20.5
	8	3	1	80	57	71.2	2.2	22.4
	11	2	1	80	52	65	4.4	36.1
	Total			680	-	88.7	1.03	36.1
F	4	4	1	80	66	82.5	1.0	31.8
	5	5	1	80	54	67.5	3.7	34.1
	6	5	1	80	41	51.2	5.9	25.9
	5	3	1	100	75	75	3.5	34.1
	7	3	1	100	73	73	2.8	32.3
	7	4	1	80	64	80	5.2	32.3
	8	3	1	80	43	53.7	5.8	39.2
	11	2	1	80	54	67.5	1.9	15.4
	Total			680	-	69.1	3.7	39.2
B	8	3	1	80	69	86.2	0.68	11.8

* Key for PC (Placement Criterion) :

G=Greedy (Basic Approach)

F=First Fit

B=Both Greedy and First Fit

Table 5.2: Statistics from Analyzer for Various Network Sizes

When the Greedy placement policy is replaced with First Fit, the overall average performance is not as good. However, the cell which gave the worst results for the Greedy policy ($N=11$, $K=2$) is among the best for First Fit. This is expected since First Fit does base its loading of processors on the capacity predictions of Section 4.2.5. This indicates that the types of networks that are not handled well by the Greedy policy are better handled by First Fit, which is verified by combining both approaches for a particular case ($N=8$, $K=3$). The value of $\overline{\%D_w}$ using both policies was 0.68%, much better than either approach alone. Similarly, the value of $\%D_w^{max}$, the worst case percent difference, was significantly smaller.

Various $\frac{p_{max}}{c_{max}}$

In order to see the effect of some other parameters on the allocator's quality, the ratio $\frac{p_{max}}{c_{max}}$ was varied, keeping N and K constant ($N=7$, $K=3$). The results are presented in Table 5.3.

The results for First Fit are clear. For high values of the ratio, the approach works well while for low values it degrades. This is likely due to the fact that the capacity predictions of Section 4.2.5 used by First Fit, which do not include communications terms, provide adequate accuracy only for high values of $\frac{p}{c}$.

The results for Greedy are less conclusive, though it appears that the policy works well for extreme values of $\frac{p_{max}}{c_{max}}$ and not as well otherwise. It has been seen (Section 4.1) that allocation decisions tend to be more clear-cut when the entire system follows a single principle and are more complex otherwise. The Greedy approach is suited to handle the 'obvious' principles, which are more prevalent for extreme values of $\frac{p}{c}$.

Specific Options

The results from Tables 5.2 and 5.3 were obtained when the 'best' allocation was chosen from among the 18 different combinations of Ordering Criteria and Intermediate Bin Weight (IBW) calculations outlined in the Basic Approach. Table 5.4 indicates specifically which, among these combinations, generated the 'best' allocation for two of the above cases. The two cases chosen were from Table 5.2 :

PC	$\frac{P_{max}}{C_{max}}$	# of Runs	# Optimal	%OPT	$\overline{\%D_w}$	$\%D_w^{max}$
G	0.2	80	79	98.7	0.7	20.8
	0.5	80	77	96.2	1.0	5.5
	2	80	64	80	2.0	17.2
	5	80	67	83.7	0.5	9.3
F	0.2	80	48	60.0	14.9	43.7
	0.5	80	53	66.2	3.8	26.6
	2	80	61	76.2	1.4	17.4
	5	80	73	91.2	0.3	7.5

Table 5.3: Statistics from Analyzer for Various Values of $\frac{P_{max}}{C_{max}}$ (N=7, K=3)

- Case A - N=11, K=2 and
- Case B - N=5, K=5

using the Greedy placement policy.

Clearly, the upper left and the lower right cells of Table 5.4 were the most consistent in providing the best allocations for Case B. For Case A, the selections were more evenly distributed. Some criteria, such as W_p , rarely, if ever, had the best allocation. This allows us to disregard any option combinations that are generally ineffective in future allocation problems, in order to speed up the Fast Task Allocator. Since the networks which produced this distribution were random, a large variety of characteristics were present. The contention that different approaches are suitable to different networks is upheld. This thesis will not go any further to determine the circumstances under which each specific set of options were preferred. Such studies, to determine precisely how to select appropriate allocation options for specific network characteristics, would be useful. Furthermore, only the options based on bounds were used; the use of the tuning factors were not examined though it is expected that their use could provide even better allocation results.

Note that results for Next Fit and Best Fit were not presented. Preliminary experiments using these criteria found that the results for Next Fit were not superior to First Fit. Best Fit was found to be an unsuitable placement policy; the aim of 'tightly' loading a processor encouraged Best Fit to include, rather than to reduce, interprocessor communications.

The total number of test cases (680) was chosen in the hope that it was large enough to accurately determine the quality statistics for the Fast Task Allocator over a sufficiently wide variety of network characteristics. However, this was an arbitrary choice governed by the total computing time which approached about 20 hours. It is possible that there exist pathological cases *not* generated within this limit, which would increase the percent difference.

IBW : Order	W_u	W_p	W_l
AS_u	A : 10 B : 23	A : 1 B : 4	A : 17 B : 3
AS_l	A : 6 B : 1	A : 1 B : 0	A : 4 B : 3
AS_c	A : 4 B : 1	A : 0 B : 1	A : 10 B : 0
CS_u	A : 1 B : 0	A : 0 B : 0	A : 13 B : 2
CS_l	A : 3 B : 4	A : 0 B : 1	A : 3 B : 5
CS_c	A : 1 B : 4	A : 0 B : 2	A : 6 B : 26

Notes :

The first letter in the 'Order' column distinguishes between Absolute (A) and Communication-directed (C) orderings.

IBW = Intermediate Bin Weight option

Table 5.4: Frequency of Selection of Various Option Combinations

5.4 Allocation Comparisons

In some of the other allocation research discussed in Chapter 3, sample problems were presented by the authors in order to illustrate applications of their techniques. This section compares their allocations to those obtained by the Fast Task Allocator. The following examples will be considered in this section.

Examples 1a, 1b and 1c: Three simple pipeline examples presented in Neron's thesis [Nero84]

Example 2: A simple pipelined Partial Differential Equation solver presented in William's thesis [Will83]

Example 3: A complex pipeline Centralized Monitor presented in William's thesis [Will83]

Example 4: The example presented in Efe's paper [Efe82], representing a complex software architecture.

Task i	$p(i)$ (ms)	$c(i, i + 1)$ (ms)
1	382	52
2	828	60
3	532	92
4	742	18
5	671	79
6	356	13
7	95	63
8	367	62
9	378	11
10	973	–

Table 5.5: Software Parameters of Example 1a

Example 1a

For the first example, a detailed *run-through* of the allocator is presented in order to fully illustrate each step of the allocation algorithm for a particular set of options. The final allocation resulting from the Fast Task Allocator is then shown and compared to the allocation result from Neron's thesis and Bokhari's algorithm. Table 5.5 presents the software parameters of interest for the simple pipeline of Example 1a.

Below is the partial *run-through* for the allocation of the system, using the following options :

- Absolute Ordering based on S_u , the upper bound task sizes.
- Upper Bound Intermediate Bin Weight Calculations (W_u).
- The Greedy placement criteria.

These are the options which, in the end, resulted in the best allocation among the others specified in the Basic Approach.

Step-by-step outline of allocator operations :

(1a) COMPUTE INITIAL TASK SIZES ACCORDING TO SECTION 4.2.1 :

The sizes are :

$$\begin{aligned} S(1) &= p(1) + (c(1,2) + c(1,3) + \dots + c(1,10)) \\ &= 382 + (52 + 0 + \dots + 0) \\ &= 434 \end{aligned}$$

$$\begin{aligned} S(2) &= p(2) + (c(2,1) + c(2,3) + \dots + c(2,10)) \\ &= 828 + (52 + 60 + 0 \dots + 0) \\ &= 940 \end{aligned}$$

Similarly,

$$\begin{aligned} S(3) &= 684, & S(4) &= 852, & S(5) &= 768, \\ S(6) &= 448, & S(7) &= 171, & S(8) &= 492, \\ S(9) &= 451, & S(10) &= 984. \end{aligned}$$

(1b) ORDER THE TASKS (in descending order according to the sizes)

Task 10 is first since $S(10) = \max(S(i))$.

The ordered list becomes :

{ 10, 2, 4, 5, 3, 8, 9, 6, 1, 7 }

(2) CHOOSE BIN CAPACITY

Not necessary since the Greedy placement criteria will always aim to minimize capacity.

(3) ASSIGN INITIAL BIN WEIGHTS :

There are 10 processor bins and 1 communication link bin.
All initial weights are set to zero.

Iteration #1

Pick Task 10.

(4) CALCULATE INTERMEDIATE BIN WEIGHTS :

On P1, W=(984, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11)

On P2, W=(0, 984, 0, 0, 0, 0, 0, 0, 0, 0, 11) ...

(5) PLACEMENT CRITERIA : Assign Task 10 to P1

Iteration #2

Pick Task 2

(4) CALCULATE INTERMEDIATE BIN WEIGHTS :

On P1, W=(1924, 0, 0, 0, 0, 0, 0, 0, 0, 0, 123)

On P2, W=(984, 940, 0, 0, 0, 0, 0, 0, 0, 0, 123)

On P3, W=(984, 0, 940, 0, 0, 0, 0, 0, 0, 0, 123) ...

(5) PLACEMENT CRITERIA : Assign Task 2 to P2

Iteration #3

Pick Task 4

(4) CALCULATE INTERMEDIATE BIN WEIGHTS :

On P1 W= (1836, 940, 0, 0, 0, 0, 0, 0, 0, 0, 233)
 On P2 W= (984,1792, 0, 0, 0, 0, 0, 0, 0, 0, 233)
 On P3 W= (984, 940, 852, 0,0,0, 0, 0, 0, 0, 233) ...

(5) PLACEMENT CRITERIA : Assign Task 4 to P3

Iteration #4

Pick Task 5

(4) CALCULATE INTERMEDIATE BIN WEIGHTS :

On P1 W= (1655, 940, 852, 0, 0, 0, 0, 0, 0, 0, 312)
 On P2 W= (984, 1708,852, 0, 0, 0, 0, 0, 0, 0, 312)
 On P3 W= (984, 940,1584, 0, 0, 0, 0, 0, 0, 0, 294)
 On P4 W= (984, 940, 852,768,0, 0, 0, 0, 0, 0, 312)

(5) PLACEMENT CRITERIA : Assign Task 5 to P4

.

.

.

End of Iteration #9

=> W= (984,940,852,768,684,817,882, 0, 0, 0, 388)

Iteration #10

Pick Task 7

(4) CALCULATE INTERMEDIATE BIN WEIGHTS :

On P1 W= (1155,940,852,768,684,817,882, 0, 0, 0, 388)
 On P2 W= (984,1111,852,768,684,817,882, 0, 0, 0, 388)
 On P3 W= (984,940,1023,768,684,817,882, 0, 0, 0, 388)
 On P4 W= (984,940, 852,939,684,817,882, 0, 0, 0, 388)
 On P5 W= (984,940, 852,768,855,817,882, 0, 0, 0, 388)
 On P6 W= (984,940, 852,768,684,864,882, 0, 0, 0, 325)
 On P7 W= (984,940,852,768,684,817,1027, 0, 0, 0, 375)
 On P8 W= (984,940,852,768,684,817,882,171, 0, 0, 388) ...

(5) PLACEMENT CRITERIA : Assign Task 7 to P6

End Of Allocation

(6) Final Bin Weights W=(984,940,852,768,684,864,882,0,0,0,325)

Table 5.6 summarizes the final allocation, and compares it to those obtained by other algorithms. It can be seen that w_{max} is the same for all allocations, meaning that the potential throughput for each allocation is the same. The allocation obtained is exactly the same as Neron's due primarily to the fact that the greedy placement principle implicitly incorporates Neron's 'Rule #1' into the algorithm. Although a maximum of $K = 10$ processors were available to the allocator, only 7 processors were used; extra processors are not used unless it results in a throughput advantage. Using more processors would not increase the throughput due to the bottleneck task 10. Bokhari's algorithm required 8 processors; because of the different processor architecture restriction, it was unable to combine tasks 1 and 6.

Proc. /Link	Monforton		Neron		Bokhari	
	Tasks	Workload (ms)	Tasks	Workload (ms)	Tasks	Workload (ms)
P1	10	984	1,6	882	1	434
P2	2	940	2	940	2	940
P3	4	852	3	684	3	684
P4	5	768	4	852	4	852
P5	3	684	5	768	5	768
P6	7,8,9	864	7,8,9	864	6	448
P7	1,6	882	10	984	7,8,9	864
P8					10	984
L1		325		325		325
w_{max}		984		984		984

Table 5.6: Allocations of Example 1a

Example 1b

In this example, another simple task pipeline is allocated using the Fast Task Allocator and compared with Bokhari and Neron's methods. After this, an examination of the effects of different combinations of options on the final allocation is presented. The system parameters from [Nero84] are presented in Table 5.7 and the allocation comparison is shown in Table 5.8.

While the three allocations all share the same bottleneck workload, the actual allocations are all different. It can be seen that there is no optimal allocation that would have resulted in a lower value of w_{max} than was obtained from the Fast Task Allocator; the bottleneck task 3 was isolated onto its own processor and is the item which bounds the system throughput.

For this example, the best allocation was obtained from the following options : communication-directed ordering based on S_u and lower-bound intermediate bin weights (W_l). Table 5.9 shows the results for some of the other individual options. Many resulted in an allocation with the same bottleneck workload as the 'best' allocation. In this case, the secondary and tertiary goals (number of processors and total system workload) were used to determine the final choice. Some options resulted in fewer than 9 processors - at the expense of a lower system throughput.

Task i	$p(i)$ (ms)	$c(i, i + 1)$ (ms)
1	728	13
2	723	83
3	786	77
4	211	18
5	189	10
6	242	98
7	760	3
8	410	35
9	618	89
10	42	23
11	673	39
12	1	30
13	329	28
14	8	97
15	539	-

Table 5.7: Software Parameters of Example 1b

Proc. /Link	Monforton		Neron		Bokhari	
	Tasks	Workload (ms)	Tasks	Workload (ms)	Tasks	Workload (ms)
P1	3	946	1	741	1	741
P2	2	819	2	819	2	819
P3	1	741	3	946	3	946
P4	4,5,6	817	4	306	4,5,6	817
P5	7	861	5,11,12	944	7	861
P6	8,13,14	912	6,8	798	8	448
P7	9,10	718	7	861	9	742
P8	11,12	727	9,10	718	10,11	843
P9	15	636	13,14,15	906	12,13,14,15	916
L1		459		390		437
w_{max}		946		946		946

Table 5.8: Allocations of Example 1b

Allocation Options				w_{max} (ms)	Number of Processors
Sort Tech.	Task Size	IBW	Placement Policy		
A	S_u	W_u	G	946	9
A	S_u	W_l	G	1024	8
C	S_u	W_l	G	946	9
C	S_l	W_u	F	946	9
A	S_l	W_p	B	946	10
A	S_c	W_l	B	2113	3
A	S_c	W_l	G	1024	8
A	S_c	W_l	G	946	9

Key :

Sort Techniques : A= Absolute; C= Communications-Directed

IBW = Intermediate Bin Weights

Placement Policy: G= Greedy; F=First Fit; B=Best Fit

Table 5.9: Effect of Different Options on Example 1b

Task i	$p(i)$ (ms)	$c(i, i + 1)$ (ms)
1	116	3
2	891	26
3	309	33
4	826	60
5	192	66
6	702	51
7	511	18
8	752	46
9	928	14
10	815	74
11	541	20
12	898	53
13	564	47
14	292	6
15	676	-

Table 5.10: Software Parameters of Example 1c

Example 1c

Neron's final example consists of 15 tasks arranged in a simple pipeline (see Table 5.10). After presenting the allocation results of this example in Table 5.11, an analysis of the effect of reducing the number of processors available is performed.

Again the Fast Task Allocator combined tasks in a similar fashion as Neron. Since most of the sets of combined tasks were not consecutive, Bokhari's algorithm was unable to combine them.

In these examples, it has been assumed, so far, that $N = K$; that is, there are enough processors available to allocate each task to its own processor if required. As a result, the algorithm worked to combine tasks only when either the number of processors could be reduced without affecting the throughput or when communication costs between tasks are so high that combining them is better than separating them; a single bottleneck task tends to bound the throughput. However, as the

Proc. /Link	Monforton		Neron		Bokhari	
	Tasks	Workload (ms)	Tasks	Workload (ms)	Tasks	Workload (ms)
P1	9	988	1,6	938	1	119
P2	12	371	2	920	2	920
P3	2	920	3,7	948	3	368
P4	4	919	4	919	4	919
P5	10	903	5,11	953	5	318
P6	1,6	938	8	816	6	819
P7	8	816	9	988	7	580
P8	15	682	10	903	8	816
P9	13,14	915	12	971	9	988
P10	5,11	953	13,14	915	10	903
P11	3,7	948	15	682	11	635
P12					12	971
P13					13,14	915
P14					15	682
L1		470		470		437
w_{max}		988		988		988

Table 5.11: Allocations of Example 1c

Number Proc.	w_{max} (ms)
11	988
10	1215
9	1299
8	1390
7	1499
6	1708
5	1970
4	2449
3	3159
2	4685
1	9013

Table 5.12: The Effect of K on w_{max} for Example 1c

number of processors available decreases, the need to combine tasks onto processors becomes more and more necessary, eventually forcing w_{max} beyond the workload of the bottleneck task. As was discussed in Section 5.3, the lower bound capacity becomes the determining factor for the throughput. Table 5.12 shows the effect of reducing K on performance for Example 1c.

Using this, a measure of *speedup* is plotted against K in Figure 5.3. The speedup achieved using K processors is :

$$\text{speedup} = (\text{workload on a single processor}) \div (w_{max} \text{ on } K \text{ processors})$$

The graph illustrates an effect known as *the saturation effect* [Chu80]. For the first few processors the speedup is nearly linear pointing out the hardware bottleneck as a result of the limited number of processors; the rate of speedup then decreases as more and more processors are added. Eventually a point is reached where adding processors no longer has an effect on performance – the execution time required by a particular indivisible portion of the software now becomes the bottleneck. In this case the saturation point is at $K=11$. In some cases, this curve can even decrease,

Figure 5.3: Speedup versus K for Example 1c

due to excessive IPC, if tasks are forced onto more processors.

Graphs like these are also useful in studying alternative goals to throughput maximization. For example, for those systems which aim at meeting a specific throughput goal, the graph gives the throughput range deemed to be possible along with the number of processors required for each. Furthermore, the graph has performance-cost tradeoff implications. Since the rate of speedup decreases as processors are added, there may be a point at which the increase in performance offered by an additional processor is not worth the extra cost involved.

Task i	$p(i)$ (ms)	$c(i, i + 1)$ (ms)
1	5249	40
2	11429	40
3	7309	40
4	11774	40
5	7309	40
6	11774	40
7	6249	-

Table 5.13: Software Parameters of Example 2

Example 2

In Williams thesis, a pipelined software architecture for a distributed partial differential equation algorithm is given and allocated using her heuristics. The processing and communication requirements of the system are shown in Table 5.13. Only $K = 3$ processors are available. Three different values of 'line time' were analyzed; using the model of Chapter 2, this is equivalent to setting f_c and f_l to three different values : 57.9, 592.9 and 871.1. Table 5.14 compares the allocations obtained from her allocator with the allocation obtained from our method. Because this is a small system of 7 tasks, to be allocated onto a maximum of 3 processors, it was also possible to use the Exhaustive Allocator on the system. The resulting optimal results are also included in the table.

It can be seen that as the line times increase, communicating tasks become more and more clustered together. For the highest line time, tasks are best allocated onto a single processor, since distributing the tasks would require IPC times exceeding the total of the actual task processing times. For each of the line times considered, the Fast Task Allocator was able to find the optimal allocation. This is expected, considering the results of Section 5.3. In one case (line time = 592.2), Williams' algorithm clusters the tasks more than the other techniques. This results in a slightly lower throughput (higher w_{max}), using fewer processors. Note that Williams' evaluation was based on a testbed simulation rather than on the performance model

Line Time	Proc. /Link	Monforton		Williams		Exhaustive	
		Tasks	Workload (ms)	Tasks	Workload (ms)	Tasks	Workload (ms)
57.9	P1	1,2,3	26303	1,2,3	26303	1,2,3	26303
	P2	4,5	23715	4,5	23715	4,5	23715
	P3	6,7	20339	6,7	20339	6,7	20339
	L1		4632		4632		4632
	w_{max}		26303		26303		26303
592.2	P1	1,2,3	47675	1,2,3,4,5	66758	1,2,3	47675
	P2	4	59150	6,7	41711	4	59150
	P3	5,6,7	49020			5,6,7	49020
	L1		47376		23688		47376
	w_{max}		59150		66758		59150
871.1	P1	1,2,3,4,5,6,7	61093	1,2,3,4,5,6,7	61093	1,2,3,4,5,6,7	61093
	L1		0		0		0
	w_{max}		61093		61093		61093

Table 5.14: Allocations of Example 2

used in this thesis; as a result it is quite possible that her allocation better meets the goals of her thesis than those of the Fast Task Allocator.

Figure 5.4: Software Parameters of Example 3

Example 3

Having seen several simple pipeline allocations, we now show two examples of the allocation of more complex architectures. The first is another practical software design presented in Williams' thesis for a Centralized Monitor. This is a complex pipeline structure as illustrated in Figure 5.4. Again three different line times are examined, with the results presented in Table 5.15.

In this case, Williams' allocator is less sensitive to the increase in line time; as a result, the clustering process is more gradual. Again, this may well suit the

Line Time	Proc. /Link	Monforton		Williams	
		Tasks	Workload (ms)	Tasks	Workload (ms)
57.9	P1	12,13	57373	1,2,3,4	52116
	P2	4,7,8,9	50616	5,6	33058
	P3	3,5,11	51551	7,8,9,12	49316
	P4	1,2,6,10	54448	10,11,13	65602
	L1		27792		20844
	w_{max}		57373		65602
592.2	P1	1-13	158404	2,5,8	104703
	P2			6,7,9	112203
	P3			1,3,4	101703
	P4			10-13	266179
	L1		0		213192
	w_{max}		158404		266179
1082.6	P1	1-13	158404	6,7,9	171051
	P2			4,5,8	158551
	P3			1-3,10-13	348450
	L1		0		259824
	w_{max}		158404		348450

Table 5.15: Allocations of Example 3

goals introduced in her thesis, particularly in light of the processor architecture used. But, when considered with our performance model, there is a significant performance difference. The Fast Task Allocator, on the other hand, switches quickly from load balancing to clustering principles as the line time is increased.

Figure 5.5: Software Parameters of Example 4

Example 4

As a final example for this series of comparisons with other allocators, the system presented in Efe's paper is used. The software architecture and parameters are illustrated in Figure 5.5.

This example was also considered by Williams. A summary of the allocations is presented in Table 5.16. The Fast Task Allocator managed to match Efe's allocation which was obtained after both his Module Clustering Algorithm and Module Reassignment Algorithm were performed on the system.

Proc. /Link	Monforton		Efe		Williams	
	Tasks	Workload (ms)	Tasks	Workload (ms)	Tasks	Workload (ms)
P1	2,3,5	140	2,3,5	140	2,5	115
P2	4,7,8	145	4,7,8	145	3,4,6,7	180
P3	1,6,9,10	120	1,6,9,10	120	1,8,9,10	250
L1		100		100		125
w_{max}		145		145		180

Table 5.16: Allocations of Example 4

5.5 Case Study - A DSP System

The examples seen, so far, have been relatively small systems which could, generally, be solved with optimal techniques. This provided a useful comparison of allocation techniques. However, an important requirement for the Fast Task Allocator was the ability to allocate large systems. As an example of a complex allocation strategy, the complete allocation process is shown, from parameter determination to final allocation, for a large digital signal processing (DSP) system. The original system consists of five separate threads : Tasks 1-25, Tasks 26-50, Tasks 51-75, Tasks 76-111 and Tasks 112-119. The functional structure of the system is illustrated in Figure 5.6; the actual functions performed by the tasks along with their software parameters are summarized in Table 5.17.

5.5.1 Parameter Determination

For a DSP system, it is possible to determine the parameters associated with each task from the design by counting the number of elementary operations, such as multiplications and additions required by the task. For example, assume our 'unit processor' can perform a multiplication in 240 nsec. The Complex Bandshift task (Task 2) then, has an execution time of approximately 0.49 ms, since it requires 1024 complex multiplications ($2 * 1024 * 240 \times 10^{-9} = 0.49 \times 10^{-3}$). The Bandshift task is repeated 128 times per execution cycle; thus $p(2) = 0.49 * 128 = 62.72$ ms.

The parameters could alternatively be determined by running an implementation of each individual task alone on the target hardware, or an appropriate simulator, and measuring the execution times directly.

The communication requirements are determined by the number of bytes received and sent in each system execution cycle. For example, the Power task (Task 6) receives 1024 complex 1-byte points, or 2048 bytes, from the Hanning Window task (Task 5); it then sends the resultant 1024 real points (1024 bytes) to the Integration task (Task 7). These tasks are all repeated 16 times per system execution cycle, and the resulting values ($2048 * 16 = 32$ Kbytes and $1024 * 16 = 16$ Kbytes respectively) are included in Table 5.17.

2

OF/DE

2

MICRO

Using an arbitrary data transfer rate for the unit processor, values for $c(i, j)$ are obtained. The values can then be tailored to the target processor and link characteristics by the f_c and f_l parameters. For this study, the unit rate is set to 12.8 Mbps or 1.6 Megabytes per second. Thus for $f_c=1$, $c(5, 6) = \frac{32Kbytes}{1.6Mbytes/sec} = 20$ ms.

5.5.2 Results - Case 1

The Fast Task Allocator was executed, for the parameters described above, using the Basic Approach of Section 5.1. Initially, f_c and f_l (the *communication factors*) were set to 0 (assuming an infinite data transfer rate); then, these parameters were progressively increased. The results for four of the communication factors (0, 5, 20 and 200) are shown in Tables 5.18 and 5.19.

Although $K=N=119$ processors were initially allowed, only 7 processors were actually used for $f_l = 0$ (pure load balancing); this resulted in a bottleneck workload of $w_{max} = 1728$ ms. This is due to the bottleneck FFT task 116; it was allocated onto a single processor. Other processors were then loaded up to match the first processor's workload. Note that the distribution of these tasks is quite unstructured with very little clustering of communicating tasks. This is, of course, because there are assumed to be no communications overheads for this communication factor. Nevertheless, proper scheduling of these tasks to meet the throughput bound, would be quite difficult. As the communication factors are increased to more realistic values, a greater degree of clustering of communicating tasks is noted. For large values of communication factors, the system is separated into its 5 independent threads. Communications considerations, rather than the bottleneck task, guided the allocation in these cases.

Figure 5.6: Structure of the DSP System

Task #	Function	$p(i)$ (ms)	bytes to next task
1,26,51,76,80,84	Remove DC	170.24	2048
2,10,18,27,35,43, 52,60,68,77,81,85	Bandshift	62.72	2048
3,11,19,28,36,44, 53,61,69,78,82,86	F'R Filter	227.84	512
4,12,20,29,37,45, 54,62,70,79,83,87	FFT	409.6	32K
5,13,21,30,38,46,55, 63,71,92,97,102,107	Hanning Window	21.28	32K
6,14,22,31,39,47,56, 64,72,93,98,103,108	Power	11.2	16K
7,15,23,32,40,48,57, 65,73,94,99,104,109	Integrate	3.07	1024
8,16,24,33,41,49,58, 66,74,95,100,105,110	Normalize	0.31	1024
9,17,25,34,42,50,59, 67,75,96,101,106,111	Quantize	0.28	0
88	Cross-Multiply	22.24	16K
89	Integrate2	6.14	16K
90	Bearing	1.23	0
91	Beamform	99.68	16K
112	Form Cell	75	4096
113	Power2	25.5	1
114	Normalize2	12	0
115	Concatenate	75	8K
116	FFT2	1728	8K
117	Power3	52.5	8K
118	Normalize3	22.5	8K
119	Quantize2	21	0

Table 5.17: Software Parameters of the DSP System

$f_i = f_c$	Proc./ Link	Tasks	Workload (ms)
0	P1	116	1728
	P2	4,9,17,23,25,32,34,37, 40,42,50,54,57,59,65,67,73, 75,79,96,99,101,106,109,111	1666.6
	P3	12,24,29,41,49,62, 66, 87, 90,112,114	1727.87
	P4	7,20,33,45,56,70,83,115	1727.98
	P5	3,8,11,19,36,44,53,74,86 89, 91, 95,100,110,113	1727.75
	P6	16, 26, 28, 48, 58, 61, 69, 76, 78, 80, 82, 85,105,108	1727.84
	P7	1,2,5,6,10,13,14,15,18,21, 22,27,30,31,35,38,39,43,46, 47,51,52,55,60,63,64,68,71,72, 77, 81, 84, 88, 92, 93, 94, 97, 98,102,103,104,107,117,118,119	1727.93
	L1		0
	w_{max}		1728
5	P1	86,87,91,92,97,112-115, 117-119	1730
	P2	116	1779.2
	P3	78,79,82,83,88	1658.7
	P4	4,5,76,77,80,81,84,85,89,90 93-96,98-111	1706
	P5	1-3,6-19	1608
	P6	20-36,43	1715
	P7	37-42,44-50,54-59	1574.6
	P8	51-53,60-69	1490
	P9	70-75	447.3
	L1		838
	w_{max}		1779.2

Table 5.18: Allocations of the DSP System for $f_i=0$ and 5

$f_i = f_c$	Proc./ Link	Tasks	Workload (ms)
20	P1	1-18,77,112-114	1989.58
	P2	81,115-119	2044.9
	P3	19-36,43	1991
	P4	37-42,44-50,52-59,85	2007.9
	P5	51,60-76	1864
	P6	78-79,82-83,86-111	2205.4
	P7	80,84	391.7
	L1		230.4
	w_{max}		2205.4
200	P1	76-111	2885
	P2	1-25	2379
	P3	26-50	2379
	P4	51-75	2379
	P5	112-119	2011.5
	L1		0
	w_{max}		2885

Table 5.19: Allocations of the DSP System for $f_i=20$ and 200

5.5.3 Alternate Designs - Cases 2 and 3

The allocations of the previous section point out the bottleneck at FFT task 116 for low values of f_c . As an alternate design, Case 2 considers the effect of breaking up task 116 into 4 separate instances (Tasks 116, 120, 121 and 122); by doing this, successive streams of data from task 112 are handled by alternating tasks. Each of these tasks, then, has $\frac{1}{4}$ the execution requirements of the original task. Tables 5.20 and 5.21 give the allocations for this case.

$f_l = f_c$	Proc./ Link	Tasks	Workload (ms)	$f_p = f_c$	Proc./ Link	Tasks	Workload (ms)
0	P1	122	432	5	P1	87-90,114	664.1
	P2	121	432		P2	79	620.8
	P3	120	432		P3	83	616
	P4	116	432		P4	1,91-111	740.9
	P5	62,88	431		P5	51,60,62-67	699.5
	P6	24,70,71,100,105	431.8		P6	4-9,26,27	699.5
	P7	33,41,45,92,110	431.8		P7	20-25,80,81	681.9
	P8	37,46,49,58,66	431.8		P8	37-42,84,85	681.9
	P9	5,8,16,83,95	431.8		P9	45-50,76-77	681.9
	P10	4,30,42,74,101	431.7		P10	54-59	447.3
	P11	9,12,25,38,96,111	432		P11	70-75	447.3
	P12	34,50,63,67,79,106	432		P12	29-34	447.3
	P13	17,29,59,75,102	431.7		P13	112-113,115-119	741.9
	P14	55,87	430.9		P14	120	444.8
	P15	54,107	430.9		P15	121	444.8
	P16	20,21	430.9		P16	122	444.8
	P17	1,11,89,90,113	430.95		P17	2,3,82	630.4
	P18	26,64,78,118	431.8		P18	10,11,86	630.4
	P19	3,13,51,114	431.4		P19	18,19,78	630.4
	P20	28,76,93,97	430.6		P20	28,52,53,	534.4
	P21	6,69,84,119	430.3		P21	35,36,43,44	597
	P22	14,72,80,86,108	431.7		P22	61,68,69	534.4
	P23	36,47,48,56,91,94,115	431.1		P23	12-17	447.3
	P24	35,57,82,85,112	431.4		L1		737.6
	P25	18,19,31,40,43,68	430.6				
	P26	10,39,44,52,65,81	430.3				
	P27	22,27,53,60,73,77	430.3				
	P28	2,7,15,23,32,61	386.9				
		98,99,103,104,109,117	386.9				
	L1		0				
	w_{max}		432		w_{max}		741.9

Table 5.20: Allocations of the DSP System, Case 2 ($f_l=0$ and 5)

$f_l = f_c$	Proc./ Link	Tasks	Workload (ms)
20	P1	26,27,35,43,112-115,117-119,122	1304.3
	P2	51,52,60,68,121	918.4
	P3	76,77,120	722.56
	P4	84,85,116	722.56
	P5	61-67	699.18
	P6	69-75	699.18
	P7	44-50	699.18
	P8	36-42	699.18
	P9	82-83	1059.8
	P10	2-9	761.9
	P11	12-17,80,81	691.5
	P12	78,79	1079
	P13	28-34	699.1
	P14	86-90	1115
	P15	53-59	699.2
	P16	18-25	761.9
	P17	10,11	322.56
	P18	91-111	1473
	P19	1	247.04
	L1		1670.4
	w_{max}		1670.4
200	P1	1-25	2379
	P2	26-50	2379
	P3	51-75	2379
	P4	76-111	2885
	P5	112-122	2011.5
	L1		0
	w_{max}		2885

Table 5.21: Allocations of the DSP System, Case 2 ($f_l=20$ and 200)

Since the number of processors was limited only by the number of tasks, and the system is no longer bound by the software bottleneck caused by task 116, a total of 28 processors were used, with a much higher throughput, for $f_1=0$. The four instances of the FFT task are now spread across 4 processors. As the communication factor increases, once again, communicating tasks become more and more clustered together onto fewer processors in order to avoid excessive IPC. Eventually, for high values of the communication factor, the system is again clustered into the five threads.

Case 3 considers the above design with the restriction to $K=7$ processors. Tables 5.22 and 5.23 give the results for this case.

$f_i = f_c$	Proc./ Link	Tasks	Workload (ms)
0	P1	11,12,26,36,38,40,47,77 91,94,97,105,106,109,114,122	1718.98
	P2	17,23,24,33,35,41,51,78,79 82,90,98,100,102,108,114,115 117,121	1719.24
	P3	3,13,19,29,30,32,49,58,67,72 76,85,88,103,110,112,118,120	1719.22
	P4	2,7,18,28,42-44,56,59,63,66 84,87,89,116,119	1719.24
	P5	31,37,46,48,52-54,60,62,68 73,93,104,107	1718.97
	P6	5,6,8,9,10,16,20,21,25,27,34 39,50,57,61,70,74,81,83,95,96 99,101,111	1719.1
	P7	1,4,14,15,22,45,55,64,65,71 75,80,86,92	1719.22
	L1		0
	w_{max}		1719.24
5	P1	19,51,52,60,68,70-75,86-90 113,114	1890.13
	P2	26,27,29-35,43,53,78,79	1808.62
	P3	1,28,82,83,112,115-119	1897.52
	P4	20-25,44,80,91-111,120	1856.1
	P5	18,36-42,62-67,84,121	1824.5
	P6	4-9,45-50,61,76,77,122	1809.9
	P7	2,3,10-17,54-59,69,81,85	1865.9
	L1		459.2
	w_{max}		1897.52

Table 5.22: Allocations of the DSP System, Case 3 ($f_i=0$ and 5)

$f_i = f_c$	Proc./ Link	Tasks	Workload (ms)
20	P1	76-81,84,85,89,90,92-96 100,101,105,106,110,111	2277.6
	P2	82,83,86-88,91,97-99 102-104,107-109	2399.45
	P3	1-19	1939.8
	P4	20-36,43,44,69	2212.44
	P5	37-42,45-61,68	2196.1
	P6	62-67,70-75,112-120	2154.2
	P7	121,122	966.4
	L1		1056
	w_{max}		2399.45
200	P1	1-25	2379
	P2	26-50	2379
	P3	51-75	2379
	P4	76-111	2885
	P5	112-122	2011.5
	L1		0
	w_{max}		2885

Table 5.23: Allocations of the DSP System, Case 3 ($f_i=20$ and 200)

The resulting throughputs are similar to that of Case 1. However, the throughput limiting factor is no longer due to a software bottleneck, but to a hardware bottleneck as a result of the minimum capacity constraint imposed by the limited number of processors.

5.5.4 Summary

As a summary, the bottleneck throughput, $\lambda_{min} = \frac{1}{w_{max}}$, versus communication factor for each of the three cases of the DSP system, is plotted in Figure 5.7.

Figure 5.7: Characteristics of Three Designs of the DSP System

Chapter 6

Enhancements to the Basic Allocator

While results have been shown for a variety of software architectures, only the basic hardware architecture, described at the beginning of Chapter 4, has been examined in the examples. A detailed approach and evaluation for more complex hardware architectures was not done in this thesis. Nevertheless, a number of proposals will be presented in this chapter, along with some small examples to show how the extended problem can be approached. General areas, in which further research into the problem could be considered, are also included in this discussion.

Topics to be examined for enhancements to the allocator include :

- Processor and Link Speed Considerations
- Routing Considerations
- Improvements to the Performance Model
- Added Intelligence and Complexity to the Allocator

6.1 Processor and Link Speed

In the presentation of the allocation approach, and in the examples of the previous chapter, it was assumed that all processors were identical, sharing the same execu-

tion and I/O speed factors. However, the workload model of Chapter 2 provides an accurate workload calculation for processors of different speeds. How, then, would the presence of processors of different speeds affect the quality of the allocations? Since processor speed is taken into account in the intermediate bin weight calculation, one would expect that the 'bigger' tasks, first in line to be allocated, would be placed on the fastest processors when the Greedy placement criterion is used.

In order to show this, Example 1a of Chapter 4 (Neron's pipeline), is rerun, letting :

- $f_p(3) = 0.5$, $f_p(5) = 0.75$
- $f_c(1) = 0.5$, and
- $f_i(1) = 1.5$

This indicates a faster execution speed for processors 3 and 5 and a faster I/O speed for processor 1, but a slower speed for the communication bus. The resulting 'best' allocation, obtained from absolute ordering based on S_u and Lower Bound intermediate bin weight calculations, is shown on Table 6.1.

Indeed, the biggest task, Task 10 was initially allocated to the fastest processor; the next task, Task 2, was allocated to the next fastest processor; the next task, Task 4, was allocated to the processor with the faster I/O speed. This verifies that some of the desired behaviour was achieved with these options.

In general, it appears that the Fast Task Allocator should be able to handle processors of different speeds; more studies should be done to be certain. Some of the available options would need to be re-examined. For example, in order to give preference to faster processors when the First-Fit placement criterion is used, an ordering policy for the processors, as well as the tasks, would be required. Furthermore, the maximum capacity calculation of Section 4.2.5 would have to be adjusted to account for the appropriate processor speed factor.

Proc. /Link	Allocation	
	Tasks	Workload (ms)
P1	4	852
P2	5	768
P3	1,10	740
P4	3	684
P5	2	733
P6	8,9	813
P7	6,7	593
L1		562
w_{max}		852

Table 6.1: Allocations of Example 1a with Varying Speed Factors

6.2 Routing

The notation of Chapter 2 also allows for a fixed route to be specified between processors. Since only single bus systems were considered in the examples, routing issues were not encountered. Consider how they might affect the allocation process. In order to take into account forwarding processors and links the intermediate bin weights of these components would also have to be adjusted. If Lower Bound Weights (W_l) are used, this factor could be included by simply incrementing the weight of any processor, k , which must forward the message between tasks i and j by $2 * f_c(k) * c(i, j)$ ¹.

The calculation for Upper Bound intermediate bin weights (W_u) would be much more complex. The weights of possible forwarding processors and links for all potential communicating sets of tasks would have to be incremented. This bound appears to be so extreme as to bear little relationship to the final weight; it is, therefore,

¹The factor of 2 is included to take into account both the time required to receive the message and to subsequently send it

Figure 6.1: New Processor Architecture for Example 1a

not expected to be a suitable option. Intermediate values would, perhaps, provide more accurate predictions.

To illustrate the effect of routing, consider, once again, Example 1a; this time a star hardware architecture, as illustrated in Figure 6.1, is used. The Fast Task Allocator's results are presented in the 'Allocation A' column of Table 6.2.

Again the issue of processor ordering arises. This is illustrated by simply renumbering the processors so that P7 is the center processor. The resulting allocation, presented in the 'Allocation B' column of Table 6.2, has different workload measures. When there is no difference between the workload for two, or more, intermediate allocations, an arbitrary allocation decision is made. This occurs frequently in the early stages of the allocation. An ordering based on a factor such as processor connectivity might alleviate this problem. Nevertheless, the desired load balancing and clustering attributes, are still present.

6.3 Improvements to the Performance Model

The performance model used by the allocator is based on relatively simple workload calculations. However, as mentioned in Chapter 2, this measure is only an exact measure of performance ($1/\lambda$) for infinite buffered pipelined systems. In systems

Proc. /Link	Allocation A P1 in center		Allocation B P7 in center	
	Tasks	Workload (ms)	Tasks	Workload (ms)
P1	3	906	6,7,8	959
P2	6,7,8	959	3	684
P3	2	940	2	940
P4	4	852	4	852
P5	5	768	1,9	885
P6	1,9	885	10	984
P7	10	984	5	1045
L1		141		141
L2		112		152
L3		110		112
L4		97		110
L5		125		125
L6		11		11
w_{max}		984		1045

Table 6.2: Allocations of Example 1a on Star Architecture

with finite buffers, such as Ada rendezvous (only 1 buffer), a certain amount of waiting due to synchronization, may be required by each processor. The waiting may have a significant effect on the system throughput, overriding the bottleneck workload as the determining factor.

Unfortunately, performance models which take these factors into account are complex and often require significant amount of computation. Furthermore, they can only be done after the complete allocation is known. One possible approach would be to use the Fast Task Allocator to find an initial allocation based on its optimistic approximations. The accurate models could then be used for better calculations of the actual performance, localizing performance bottlenecks. Appropriate reconfigurations of responsible tasks, similar to the second stage of Efe's approach [Efe82], could then be implemented.

6.4 Added Intelligence and Complexity

As the conditions under which each of the options are particularly effective become more apparent, this knowledge could be built into the allocator. In this way the selection of appropriate options becomes more automated and less user-dependent. More tests such as those done with the Analyzer will help give insight into this.

The options examined in this thesis focused on the bounds. Making use of the tuning factors (A_1 , A_2 , A_3), might result in more accurate predictions, and perhaps better allocations.

The control options offered to the user to help in tailoring allocations are the most important, but could be enhanced to take other factors, such as memory constraints, into account.

The current allocation algorithm is a 'hill-climbing' algorithm. That is, once a particular allocation decision has been made, it is not reversed. This results in a quick algorithm; however, as is generally the case for these heuristics, this causes the algorithm to focus onto a local, rather than a global optima. Better quality could be achieved by allowing for a certain amount of backtracking and pairwise exchanges after an initial allocation. Of course, the improvements offered by

such enhancements must be weighed against the increase in algorithmic complexity introduced by their inclusion.

Chapter 7

Conclusions

This thesis has presented and applied techniques for allocating tasks onto multiprocessors. A framework for estimating a system's performance based on device workloads was established. The measure considers both the processor and the communication link utilizations and allows for complex hardware and software architectures.

A number of options for the execution of each step of a generalized bin-packing algorithm were established to take into account the characteristics of the allocation problem. This extends existing heuristic approaches to the problem. By providing a number, instead of a single set of options, enhancements over other allocation techniques were achieved.

When applied to a basic single-bus hardware architecture, the allocation techniques were shown to be feasible for a number of problems with allocations that were as good, or better than previous approaches. The desired attributes of bottleneck determination, load balancing and communication reduction were attained.

Where it was possible to compare the Fast Task Allocator with optimal allocations obtained through exhaustive enumeration, it was found that, on the average, the performance of the Fast Task Allocator's allocations were within 1% of the optimal using the Basic Approach outlined in Section 5.1. Using other approaches the average percent difference varied from 0% (for small networks with $N=K$) to 14.9% with worst case values approaching 50%. It is expected that these figures

would degrade somewhat with larger networks but the extent of the degradation is not known. The quality of the allocations was quite satisfactory for the large DSP system and its variations.

The algorithm is 'fast', in that it exhibits a polynomial, rather than an exponential degradation in execution time as the system complexity increases.

The importance of allocation on performance has been shown and we have begun to determine the circumstances under which some of the allocator's options may be preferred for the basic hardware architecture. For example, the Greedy placement criterion was found to be particularly suitable for systems with K near N and with extreme values of $\frac{P}{C}$ while the First Fit criterion worked better for low values of K and for high values of $\frac{P}{C}$.

Finally, some strategies for the enhancement of the allocator were presented. They considered the handling of more complex processor architectures and suggested improvements to the allocator's 'intelligence'.

References

- [Alli87] H. Allik, S. Moore, E. O'Neil and E. Tenenbaum, "Finite Element Analysis on the BBN Butterfly Multiprocessor," *Computers and Structures*, January, 1987, pp. 13-21.
- [Aper83] D.M.G. Apers, *Query Processing and Data Allocation in Distributed Databases*, 1983.
- [Bokh88] Shahid H. Bokhari, "Partitioning Problems in Parallel Pipelined and Distributed Computing," *IEEE Transactions on Computers*, January 1988, pp. 48-57.
- [Cher83] D.R. Cheriton and W. Zwaenpol, "The Distributed V-Kernel and its Performance for Diskless Workstations," *Proceedings of the 9th ACM Symposium on Operating System Principles*, October 1983, pp. 129-140.
- [Chu80] W.W. Chu, L.J. Holloway, M.T. Lan and K. Efe, "Task Allocation in Distributed Data Processing," *Computer*, November 1980, pp. 57-69.
- [Coff76] E.G. Coffman, *Computer and Job Shop Scheduling Theory*, John Wiley and Sons Inc., 1976.
- [Coff78] E.G. Coffman Jr., M.R. Garey and D.S. Johnson, "An Application of Bin-Packing to Multiprocessor Scheduling," *SIAM Journal of Computing*, February 1978, pp. 1-17.
- [Cons89] R. Constantine, *Analytic Performance of Software Pipelines with Rendezvous and Communicating Tasks*, MEng. Thesis, Department of Systems and Computer Engineering, Carleton University, 1989.
- [DOD83] U.S Department of Defense, *Reference Manual for the Ada Programming Language*, MIL-STD-1815a, 1983.
- [DY4] DY-4 Systems Inc., *DVME-920 Chassis Operations Manual, Revision 001*, Nepean, Ontario, Canada, February 1985.

- [Efe82] Kermal Efe, "Heuristic Models of Task Assignment Scheduling in Distributed Systems," *Computer*, June 1982, pp. 50-56.
- [Ford62] L.R. Ford and D.R. Fulkerson, *Flows in Networks*, Princeton University Press, Princeton, 1962.
- [Gamm84] N.D. Gammage, L.M. Casey, "The Software Architecture of a Distributed Computing System," *Proceedings of the 4th International Conference on Distributed Computing Systems*, May 1984, pp. 414-431.
- [Gare72] M.R. Garey, R.L. Graham, and J.D. Ullman, "Worst Case Analysis of Memory Allocation Algorithms," *Proceedings of the Fourth Annual ACM Symposium on the Theory of Computing*, 1972, pp. 143-150.
- [Grah72] R.L. Graham, "Bounds on Multiprocessing Anomalies and Related Packing Problems," *AFIPS Sprint Joint Computer Conference*, 1972, pp. 205-217.
- [Hoar78] C.A.R. Hoare, "Communicating Sequential Processes," *Communications of the ACM*, August 1978, pp.666-667.
- [INMO84] INMOS Inc., *Occam Programming Manual*, Prentice/Hall International, 1984.
- [John74] David S. Johnson, "Fast Algorithms for Bin-Packing", *Journal of Computer and Systems Science*, August 1974, pp. 272-314.
- [Kern78] Brian W. Kernighan and Dennis M. Ritchie, *The C Programming Language*, Prentice-Hall Inc., 1978.
- [Lo87] V.M. Lo, "Heuristic Algorithms for Task Assignment in Distributed Systems," *IEEE Transactions on Computers*, November 1988, pp. 1384-1397.
- [Ma82] Perng-Yi Ma, E.Y.S. Lee and M. Tsuchiya, "A Task Allocation Model for Distributed Systems", *IEEE Transactions on Computers*, January 1982, pp. 41-47.
- [Maek87] M. Maekawa, A.E. Oldehoeft and R.R. Oldehoeft, *Operating Systems : Advanced Concepts*, Benjamin/Cummings Publishing Company Inc., 1987.
- [MTI87] Multiprocessor Toolsmiths Inc., *Unison User's Guide, SW Release 1.1*, Kanata, Ontario, Canada, November 1987.

- [Nero84] Eric F. Neron, *A Rule Based Approach to Allocate Deterministic Tasks in Special-Purpose Multiprocessors*, MEng. Thesis, Department of Systems and Computer Engineering, Carleton University, 1984.
- [Paul88] P. Paulin, *High-Level Synthesis of Digital Circuits Using Global Scheduling and Binding Algorithms*, PhD Thesis, Department of Electronics, Carleton University, 1988.
- [Peng87] D. Peng and K.G. Shin, "Modelling of Concurrent Task Execution in a Distributed System for Real-Time Control," *IEEE Transactions on Computers*, April 1987, pp. 500-516.
- [Reed87] Daniel A. Reed and Richard M. Fujimoto, *Multicomputer Networks*, MIT Press, 1987.
- [Reed87-2] Daniel A. Reed and Dirk C. Grunwald, "The Performance of Multicomputer Interconnection Networks," *Computer*, June 1987.
- [Shen85] Chien-Chung Shen and Wen-Hsiang Tsaim, "A Graph Matching Approach to Optimal Task Assignment in Distributed Computing Systems Using a Minimax Criterion," *IEEE Transactions on Computers*, March 1985, pp. 197-203.
- [Ston77] Harold Stone, "Multiprocessor Scheduling with the Aid of Network Flow Algorithms," *IEEE Transactions on Software Engineering*, January 1977, pp. 85-93.
- [Ston78] Harold S. Stone and S.H. Bokhari, "Control of Distributed Processes," *Computer*, July 1978, pp. 97-106.
- [Ston87] Harold S. Stone, *High Performance Computer Architectures*, Addison-Wesley Publishing Company, 1987.
- [Wile87] Paul Wiley, "A Parallel Architecture Comes of Age at Last", *Spectrum*, June 1987, pp. 46-60.
- [Will83] E.A. Williams, *Design, Analysis and Implementation of Distributed Systems from a Performance Perspective*, PhD Thesis, University of Texas at Austin, 1983.
- [Wood88] C.M. Woodside, J.E. Neilson, J.W. Miernik, D.C. Petriu and R. Constantin, "Performance of Concurrent Rendezvous Systems with Complex Pipeline Structures", *Proceedings of the 4th International Conference on Modelling Techniques and Tools for Computer Performance Evaluation*, September 1988, pp. 361-378.

END

1 3|0 9|9|0

FIN